


CDP6805 CMOS MICROCONTROLLERS & PERIPHERALS

1995



HARRIS
SEMICONDUCTOR



HARRIS SEMICONDUCTOR

In December 1988, Harris Semiconductor acquired the General Electric Solid State division, thereby adding former GE, RCA, and Intersil devices to the Harris Semiconductor line.

This CDP6805 CMOS Microcontrollers & Peripherals data book represents the full line of Harris Semiconductor CDP6805 products for commercial applications and supersedes previously published CDP6805 data books under the Harris, GE, RCA or Intersil names. For a complete listing of all Harris Semiconductor products, please refer to the Product Selection Guide (PSG201.21).

For complete details order the data sheet by using Harris AnswerFAX (see Section 9) or through Sector Applications (page iv). When using Harris AnswerFAX, the file number is used as the AnswerFAX document number.

Literature requests can be directed to:

Harris Semiconductor Data Services
P.O. Box 883, MS 53-204
Melbourne, FL 32902
Phone: 1-800-442-7747
Fax: 407-724-7240

See Section 9 for Information Available on AnswerFAX
Phone: (407) 724-7800

U.S. HEADQUARTERS

Harris Semiconductor
2401 Palm Bay Road N. E.
Palm Bay, Florida 32905
TEL: (407) 724-7000

EUROPEAN HEADQUARTERS

Harris Semiconductor
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: 32 2 724 21 11

SOUTH ASIA

Harris Semiconductor H.K. Ltd
13/F Fourseas Building
208-212 Nathan Road
Tsimshatsui, Kowloon Hong Kong
TEL: (852) 723-6339

NORTH ASIA

Harris K.K.
Kojimachi-Nakata Bldg. 4F
5-3-5 Kojimachi
Chiyoda-ku, Tokyo 102 Japan
TEL: (81) 3-3265-7571
TEL: (81) 3-3265-7572 (Sales)

See our
specs in **CAPS**

Harris Semiconductor products are sold by description only. All specifications in this product guide are applicable only to packaged products; specifications for die are available upon request. Harris reserves the right to make changes in circuit design, specifications and other information at any time without prior notice. Accordingly, the reader is cautioned to verify that information in this publication is current before placing orders. Reference to products of other manufacturers are solely for convenience of comparison and do not imply total equivalency of design, performance, or otherwise.



CDP6805 PRODUCTS

FOR COMMERCIAL APPLICATIONS

General Information	1
Microcontrollers	2
Microprocessors	3
CDP6805/CDP68HC05 Instruction Set	4
8-Bit Bus Peripherals	5
SPI Serial Bus Peripherals	6
Packaging Information	7
Ordering Information	8
How to Use Harris AnswerFAX	9
Application Note Listing	
Sales Offices	10

TECHNICAL ASSISTANCE

For technical assistance on Harris products listed in this product selection guide, please contact the Field Applications Engineering staff available at one of the following Harris Sales Offices:

UNITED STATES

CALIFORNIA	Costa Mesa	714-433-0600
	San Jose	408-985-7322
FLORIDA	Palm Bay	407-729-4984
GEORGIA	Duluth	404-476-2035
ILLINOIS	Schaumburg	708-240-3480
INDIANA	Carmel	317-843-5180
MASSACHUSETTS	Burlington	617-221-1850
NEW JERSEY	Voorhees	609-751-3425
NEW YORK	Hauppauge	516-342-0291
	Wappingers Falls	914-298-1920
TEXAS	Dallas	214-733-0800

INTERNATIONAL

FRANCE	Paris	33-1-346-54046
GERMANY	Munich	49-89-63813-0
HONG KONG	Kowloon	852-723-6339
ITALY	Milano	39-2-262-0761
JAPAN	Tokyo	81-3-3265-7571
KOREA	Seoul	82-2-551-0931
SINGAPORE	Singapore	65-291-0203
TAIWAN	Taipei	886-2-716-9310
UNITED KINGDOM	Camberley	44-2-766-86886

For literature requests, please contact Harris at 1-800-442-7747 (1-800-4HARRIS) or call Harris AnswerFAX for immediate fax service at 407-724-7800.

CDP6805

1

GENERAL INFORMATION

ALPHA NUMERIC PRODUCT INDEX

		PAGE
CDP6402	CMOS Universal Asynchronous Receiver/Transmitter (UART)	5-3
CDP6402C	CMOS Universal Asynchronous Receiver/Transmitter (UART)	5-3
CDP65C51	CMOS Asynchronous Communications Interface Adapter (ACIA)	5-12
CDP65C51A	CMOS Asynchronous Communications Interface Adapter (ACIA)	5-12
CDP6805E2	CMOS 8-Bit Microprocessor	3-16
CDP6805E2C	CMOS 8-Bit Microprocessor	3-16
CDP6805E3	CMOS 8-Bit Microprocessor	3-16
CDP6805E3C	CMOS 8-Bit Microprocessor	3-16
CDP6805F2	CMOS High Performance Silicon Gate 8-Bit Microcontroller	2-117
CDP6805F2C	CMOS High Performance Silicon Gate 8-Bit Microcontroller	2-117
CDP6805G2	CMOS High Performance Silicon Gate 8-Bit Microcontroller	2-133
CDP6805G2C	CMOS High Performance Silicon Gate 8-Bit Microcontroller	2-133
CDP6818	CMOS Real-Time Clock With RAM	5-30
CDP6818A	CMOS Real-Time Clock With RAM	5-49
CDP6823	CMOS Parallel Interface	5-68
CDP6853	CMOS Asynchronous Communications Interface Adapter (ACIA) with MOTEL Bus	5-82
CDP68EM05C4	CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulator	3-3

1
GENERAL
INFORMATION

NOTE: Compatible Products listed are not located within this data book, but may be acquired through the Harris AnswerFAX system. Please refer to Section 9 for further information.

ALPHA NUMERIC PRODUCT INDEX (Continued)

		PAGE
CDP68EM05C4N	CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulator.	3-3
CDP68EM05D2	CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulator.	3-9
CDP68EM05D2N	CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulator.	3-9
CDP68HC05C4	8-Bit Microcontroller Series.	2-3
CDP68HC05C8	8-Bit Microcontroller Series.	2-3
CDP68HC05D2	8-Bit Microcontroller	2-54
CDP68HC05J3	8-Bit Microcontroller Series.	2-94
CDP68HC68A2	CMOS Serial 10-Bit A/D Converter.	6-3
CDP68HC68P1	CMOS Serial 8-Bit Input/Output Port	6-20
CDP68HC68R1	CMOS 128 Word by 8-Bit Static RAM.	6-28
CDP68HC68R2	CMOS 256 Word by 8-Bit Static RAM.	6-28
CDP68HC68S1	Serial Multiplexed Bus Interface	6-34
CDP68HC68T1	CMOS Serial Real-Time Clock With RAM and Power Sense/Control.	6-48
CDP68HC68W1	CMOS Serial Digital Pulse Width Modulator.	6-66
CDP68HCL05C4	8-Bit Microcontroller Series.	2-3
CDP68HCL05C8	8-Bit Microcontroller Series.	2-3
CDP68HSC05C4	8-Bit Microcontroller Series.	2-3
CDP68HSC05C8	8-Bit Microcontroller Series.	2-3
HIP7030A0	J1850 8-Bit 68HC05 Microcontroller Emulator Version (See Note) AnswerFAX Document Number 3645.	3-1
HIP7030A2	J1850 8-Bit 68HC05 Microcontroller (See Note) AnswerFAX Document Number 3646.	2-1
HIP7038A8	J1850 8-Bit 68HC05 Microcontroller 8K EEPROM Version (See Note) AnswerFAX Document Number 3647	2-1

NOTE: Compatible Products listed are not located within this data book, but may be acquired through the Harris AnswerFAX system. Please refer to Section 9 for further information.

PRODUCT INDEX BY FAMILY

MICROCONTROLLERS	PAGE
CDP68HC05C4, C8 CDP68HCL05C4, C8 CDP68HSC05C4, C8 CDP68HC05D2 CDP68HC05J3 CDP6805F2, CDP6805F2C CDP6805G2, CDP6805G2C HIP7030A2 HIP7038A8	8-Bit Microcontroller Series 2-3 8-Bit Microcontroller 2-54 8-Bit Microcontroller Series 2-94 CMOS High Performance Silicon Gate 8-Bit Microcontroller 2-117 CMOS High Performance Silicon Gate 8-Bit Microcontroller 2-133 J1850 8-Bit 68HC05 Microcontroller (See Note) AnswerFAX Document Number 3646 2-1 J1850 8-Bit 68HC05 Microcontroller 8K EEPROM Version (See Note) AnswerFAX Document Number 3647 2-1
MICROPROCESSORS	
CDP68EM05C4, CDP68EM05C4N CDP68EM05D2, CDP68EM05D2N CDP6805E2, E2C CDP6805E3, E3C HIP7030A0	CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulators 3-3 CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulators 3-9 CMOS 8-Bit Microprocessors 3-16 J1850 8-Bit 68HC05 Microcontroller Emulator Version (See Note) AnswerFAX Document Number 3645 3-1
SPI SERIAL BUS PERIPHERALS	
CA3282 CDP68HC68A2 CDP68HC68P1 CDP68HC68R1, CDP68HC68R2 CDP68HC68S1 CDP68HC68T1 CDP68HC68W1	Octal Low Side Power Driver with Serial Bus Control (See Note) AnswerFAX Document Number 2767 6-1 CMOS Serial 10-Bit A/D Converter 6-3 CMOS Serial 8-Bit Input/Output Port 6-20 CMOS 128 Word (CDP68HC68R1) and 256 Word (CDP68HC68R2) by 8-Bit Static RAMs 6-28 Serial Multiplexed Bus Interface 6-34 CMOS Serial Real-Time Clock With RAM and Power Sense/Control 6-48 CMOS Serial Digital Pulse Width Modulator 6-66

1
 GENERAL
 INFORMATION

NOTE: Compatible Products listed are not located within this data book, but may be acquired through the Harris AnswerFAX system. Please refer to Section 9 for further information.

PRODUCT INDEX BY FAMILY (Continued)

8-BIT BUS PERIPHERALS		PAGE
CDP6402, CDP6402C	CMOS Universal Asynchronous Receivers/Transmitters (UART)	5-3
CDP65C51, CDP65C51A	CMOS Asynchronous Communications Interface Adapters (ACIA)	5-12
CDP6818	CMOS Real-Time Clock With RAM	5-30
CDP6818A	CMOS Real-Time Clock With RAM	5-49
CDP6823	CMOS Parallel Interface	5-68
CDP6853	CMOS Asynchronous Communications Interface Adapter (ACIA) with MOTEL Bus	5-82

NOTE: Compatible Products listed are not located within this data book, but may be acquired through the Harris AnswerFAX system.
Please refer to Section 9 for further information.

Product Overview

The Harris CDP6805/68HC05 family of high speed CMOS microcontrollers, microprocessors, and peripherals provides a cost efficient solution for diverse automotive, consumer, industrial, telecom, and military applications. The family is based on the established 6805 8-bit architecture. The entire family is built using CMOS technology and offers:

- **Low Power Drain** - with μA dissipations and operation down to 2 volts, the Harris CDP68HC05 family is a natural choice for battery operated systems, battery backed-up systems, and systems in which heat generation is a primary concern.
- **High Noise Immunity and Wide Operating Temperature Range (up to -55°C to $+125^{\circ}\text{C}$)** - allows these CMOS devices to be used in the most demanding automotive and industrial applications.
- **Wide Operating Voltage Range** - reduces the need for expensive regulated power supplies and allows the design engineer to concentrate on other aspects of the system.

CDP6805/CDP68HC05 Microcontrollers and Microprocessors

The CDP6805 ('05) and CDP68HC05 ('HC05) families provide a selection of 8-bit microcontrollers and microprocessors. The 'HC05 family is built using a 1.5 micron, CMOS technology which features CPU cycle times down to 200ns. The '05 family is built using a 3 micron, CMOS technology which provides CPU cycle times down to 480ns.

A common base instruction set and CPU register architecture, is shared by all members of the '05 and 'HC05 families. The 'HC05 instruction set has been extended with the addition of an 8 x 8 unsigned multiply opcode (MUL). The complete set of instructions is detailed in Section 4 of this book.

The CDP68HC05C4, CDP68HC05C8, CDP68HC05D2, CDP68HC05J3, and HIP7030A2 are microcontroller members of the 1.5 micron, 'HC05 family. Each is a self contained MCU with varying implementations of on-chip ROM, RAM, timer, port, and I/O functions. The CDP68EM05C4, CDP68EM05D2, and HIP7030A0 are microprocessor members of the 'HC05 family. Each shares the same RAM and I/O features as the equivalent MCU type, and provides address and data interface lines for connection to up to 8K of external ROM.

The CDP6805F2 and CDP6805G2 are microcontroller members of the 3 micron, '05 family. Each is a self contained MCU with on-chip ROM, RAM, timer, and I/O functions. The CDP6805E2 and CDP6805E3 are microprocessor members of the '05 family. They contain internal RAM, timer, and port logic, and feature address and data interface lines for connection to external memory. The CDP6805E2 can access up to 8K of memory, while the CDP6805E3 can access up to 64K of memory.

All of the microcontrollers specified in this data book are masked ROM devices. The ROM code is inserted via photomasking techniques during the manufacture of the microcontrollers. This method of implementing code results in the lowest possible cost per device. Semiconductor manufacturing is based on *batch* processing. A single batch of 68HC05 microcontrollers typically produces 10,000 devices. Any device which Harris does not sell to the owner of the ROM code has no value. As a result *minimum order quantities* (MOQs) are established for all masked ROM devices. The low piece price generally makes masked ROM devices suitable for production runs of 5,000+ pieces (i.e. $\cdot 5 \times \text{MOQ}$). For lower volume designs, microprocessor equivalents should be considered. Contact your Harris sales representative for details on specific microcontrollers.

Section 2 provides complete technical data on the '05 and 'HC05 microcontrollers. Technical data on the microprocessor products is presented in Section 3. Note that the HIP7030A0 and HIP7030A2 are featured in the Harris Intelligent Power ICs data book.

CDP6805/CDP68HC05 Peripheral Devices

Section 5 and Section 6 contain detailed information on the extensive selection of peripherals designed specifically for use with the '05 and 'HC05 families of processors.

The 8-bit bus peripherals, contained in Section 5, are intended for use with microprocessors which have external address and data bus signals. These devices are also useful with many non-6805 processors.

The serial peripheral interface (SPI) devices, detailed in Section 6, are designed to work on the SPI bus of the 'HC05 family of controllers (see Section 2 for information on the SPI bus). In addition to the peripherals contained in this data book, other SPI compatible devices are offered by Harris. In particular, the Intelligent Power ICs data book contains specifications of the CA3282 octal solenoid driver, the HIP0080/81 quad power drivers, the HIP7010 J1850 multiplex wiring interface, and the HIP9020 engine knock sensor.

Packaging Options

All of the devices featured in this data book are offered in PDIP (dual-in-line plastic) packages for through-hole assemblies. The majority of devices is also offered in surface mount (SMD) versions. Three types of packages are used to satisfy customers' SMD needs: PLCC (plastic leaded chip carrier); SOIC (small outline integrated circuit package); and MPQFP (metric plastic quad flatpack). Many of the 3 micron devices are also available in ceramic, dual-in-line, metal seal, packages for applications which require ceramic through-hole assembly.

Section 7 provides detailed information on all of the packaging options.

1

GENERAL
INFORMATION

Product Overview

Ordering Masked ROM Devices

Manufacturing a masked ROM microcontroller requires that the customer's code be translated to a topological representation on a photomask. Section 8 covers the means by which a customer can provide ROM mask information to Harris. Ordering of masked ROM microcontrollers must be coordinated through a Harris sales representative. The information specified in Section 8 must be provided to allow proper generation of the photomask.

Harris AnswerFAX - Automated FAX Response System

The current version of data sheets for Harris products can be obtained via the Harris AnswerFAX system. Section 9 provides information on accessing the AnswerFAX system.

Application Notes

Application Notes covering the '05 and 'HC05 family of MCUs, CPUs, and peripherals can be obtained via the Harris AnswerFAX system. Section 9 provides a listing of the currently available documents.

CDP6805

2

MICROCONTROLLERS

2

MICRO-
CONTROLLERS

	PAGE
MICROCONTROLLER DATA SHEETS	
CDP68HC05C4, C8 CDP68HCL05C4, C8 CDP68HSC05C4, C8 8-Bit Microcontroller Series	2-3
CDP68HC05D2 8-Bit Microcontroller	2-54
CDP68HC05J3 8-Bit Microcontroller Series	2-94
CDP6805F2, CDP6805F2C CMOS High Performance Silicon Gate 8-Bit Microcontroller	2-117
CDP6805G2, CDP6805G2C CMOS High Performance Silicon Gate 8-Bit Microcontroller	2-133
COMPATIBLE PRODUCTS (See Note)	
HIP7030A2 J1850 8-Bit 68HC05 Microcontroller	AnswerFAX Document Number 3646
HIP7038A8 J1850 8-Bit 68HC05 Microcontroller 8K EEPROM Version	AnswerFAX Document Number 3647

NOTE: Compatible Products listed are not located within this data book, but may be acquired through the Harris AnswerFAX system. Please refer to Section 9 for further information.

January 1995

8-Bit Microcontroller Series

Features

The following are some of the hardware and software highlights of the CDP68HC05C4 family of HCMOS Microcomputers.

HARDWARE FEATURES (All Types)

- HCMOS Technology
- 8-Bit Architecture
- Power-Saving STOP, WAIT and Data Retention Modes
- Fully Static Operation
- On-Chip Memory
 - CDP68HC05C4, CDP68HCL05C4, CDP68HSC05C4
 - 176 Bytes of RAM
 - 4160 Bytes of User ROM
 - CDP68HC05C8, CDP68HCL05C8, CDP68HSC05C8
 - 176 Bytes of RAM
 - 7744 Bytes of User ROM
- 24 Bidirectional I/O Lines and 7 Input-Only Lines
- Internal 16-Bit Timer
- Serial Communications Interface (SCI) System
- Serial Peripheral Interface (SPI) System
- Self-Check Mode
- External, Timer, SCI, and SPI Interrupts
- Master Reset and Power-On Reset
- On-Chip Oscillator with RC or Crystal Mask Options
- 40 Lead Dual-In-Line, 44 Lead† Plastic Chip Carrier, and 44 Lead Metric Plastic Quad Flatpack Packages
- CDP68HC05C4, CDP68HC05C8
 - 4.2MHz Operating Frequency (2.1MHz Internal Bus Frequency) at 5V; 2.0MHz (1.0MHz Internal Bus) at 3.0V
 - Single 3.0V to 6.0V Supply (2.0V Data Retention Mode)
- CDP68HCL05C4, CDP68HCL05C8
 - Lower Supply Current, I_{DD} in RUN, WAIT and STOP Modes at 5.5V, 3.6V and 2.4V
 - Single 2.4V to 6.0V Supply (2V Data Retention Mode)
- CDP68HSC05C4, CDP68HSC05C8
 - 8.0MHz Operating Frequency (4.0MHz Internal Bus Frequency)
 - Single 3.0V to 6.0V Supply (2.0V Data Retention Mode)

SOFTWARE FEATURES

- Similar to MC6800
- 8 x 8 Unsigned Multiply Instruction
- Efficient Use of Program Space
- Versatile Interrupt Handling
- True Bit Manipulation
- Addressing Modes with Indexed Addressing for Table
- Efficient Instruction Set
- Memory Mapped I/O
- Two Power-Saving Standby Modes
- Upward Software Compatible with the CDP6805 CMOS Family

Description

The CDP68HC05C4 HCMOS Microcomputer is a member of the CDP68HC05 family of low-cost single chip microcomputers. This 8-bit microcomputer unit (MCU) contains an on-chip oscillator, CPU, 176 bytes of RAM, 4160 bytes of user ROM, I/O, two serial interface systems, and timer. The fully static design allows operation at frequencies down to DC, further reducing its already low-power consumption.

The CDP68HC05C8 is similar to the CDP68HC05C4 except for the size of on-chip ROM. The CDP68HC05C8 has 7744 bytes of on-chip user ROM. All information pertaining to the CDP68HC05C4 MCU applies to the CDP68HC05C8 with the exception of the memory description.

The CDP68HCL05C4 and CDP68HCL05C8 MCU devices are low-power versions of the CDP68HC05C4 and CDP68HC05C8, respectively. They contain all the features of the CDP68HC05C4 and CDP68HC05C8 with additional features of lower power consumption in the RUN, WAIT and STOP modes; and low voltage operation down to 2.4V.


The CDP68HSC05C4 and CDP68HSC05C8 MCU devices are high-speed versions of the CDP68HC05C4 and CDP68HC05C8, respectively. They also contain all the features of the CDP68HC05C4 and CDP68HC05C8 with the additional capability of higher frequency operation at 8.0MHz.

† Pin number references throughout this specification refer to the 40 lead DIP. See pinouts for cross reference.


CDP68HC05C4, C8, CDP68HCL05C4, C8, CDP68HSC05C4, C8

Pinouts


**D SUFFIX (SBDIP), E SUFFIX (DIP)
TOP VIEW**




**N SUFFIX (PLCC)
TOP VIEW**



**Q SUFFIX (MQFP)
TOP VIEW**



Microcomputer Block Diagram



† 7744 bytes of ROM for: CDP68HC05C8, CDP68HCL05C8, CDP68HSC05C8.

Power Considerations

The average chip-junction temperature, T_J , in $^{\circ}\text{C}$ can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (\text{EQ. 1})$$

Where: T_A = Ambient Temperature, $^{\circ}\text{C}$
 θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, $^{\circ}\text{C}/\text{W}$

$P_D = P_{INT} + P_{I/O}$
 $P_{INT} = I_{CC} \times V_{CC}$, Watts - Chip Internal Power
 $P_{I/O}$ = Power Dissipation on Input and Output Pins - User Determined

For most applications $P_{I/O} < P_{INT}$ and can be neglected.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:


$$P_D = K + (T_J + 273^{\circ}\text{C}) \quad (\text{EQ. 2})$$

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}\text{C}) + \theta_{JA} \cdot P_D^2 \quad (\text{EQ. 3})$$

Where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

PINS	R1	R2	C
$V_{DD} = 4.5\text{V}$			
PA0-7, PB0-7, PC0-7, PD6	3.26k Ω	2.38k Ω	50pF
PD1-4	1.9k Ω	2.26k Ω	200pF
$V_{DD} = 3.0\text{V}$			
PA0-7, PB0-7, PC0-7, PD6	10.19k Ω	6.32k Ω	50pF
PD1-4	6k Ω	6k Ω	200pF



EQUIVALENT TEST LOAD

Specifications CDP68HC05C4, CDP68HC05C8

Absolute Maximum Ratings

Voltages Referenced to V_{SS}

Supply Voltage, V_{DD}	-0.5V to +7V
Input Voltage, V_{IN}	$V_{SS} - 0.3V$ to $V_{DD} + 0.3V$
Self-Check Mode (IRQ Pin Only), V_{IN}	$V_{SS} - 0.3V$ to $2 \times V_{DD} + 0.3V$
Current Drain Per Pin Excluding V_{DD} and V_{SS} , I	25mA
Operating Temperature Range, T_A	
CDP68HC05C4, CDP68HC05C8	-40°C to +125°C
CDP68HCL05C4, CDP68HCL05C8	0°C to +70°C
CDP68HSC05C4, CDP68HSC05C8	0°C to +70°C
Storage Temperature Range, T_{STG}	-65°C to +150°C

Thermal Information

Thermal Resistance	θ_{JA}
Ceramic Dual-In-Line	50°C/W
Plastic Dual-In-Line	100°C/W
Plastic Chip Carrier	70°C/W
Metric Plastic Quad Flat Pack	120°C/W

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

DC Electrical Specifications

$V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$, Unless Otherwise Specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage	V_{OL}	$I_{LOAD} < 10\mu A$	-	-	0.1	V
	V_{OH}		$V_{DD} - 0.1$	-	-	V
Output High Voltage PA0-7, PB0-7, PC0-7, TCMP PD1-4	V_{OH}	$I_{LOAD} = -0.8mA$	$V_{DD} - 0.8$	-	-	V
	V_{OH}	$I_{LOAD} = -1.6mA$	$V_{DD} - 0.8$	-	-	V
Output Low Voltage PA0-7, PB0-7, PC0-7, PD1-4, TCMP	V_{OL}	$I_{LOAD} = 1.6mA$	-	-	0.4	V
Input High Voltage, PA0-7, PB0-7, PC0-7, PD0-5, PD7, TCAP, IRQ, RESET, OSC1	V_{IH}		$0.7 \cdot V_{DD}$	-	V_{DD}	V
Input Low Voltage, PA0-7, PB0-7, PC0-7, PD0-5, PD7, TCAP, IRQ, RESET, OSC1	V_{IL}		V_{SS}	-	$0.2 \cdot V_{DD}$	V
Data Retention Mode	V_{RM}	$T_A = 0^\circ C$ to $+70^\circ C$	2	-	-	V
Supply Current (See Notes)						
Run	I_{DD}		-	3.5	7	mA
WAIT	I_{DD}		-	1.6	4	mA
STOP	I_{DD}	$T_A = 25^\circ C$	-	2	50	μA
		$T_A = 0^\circ C$ to $+70^\circ C$	-	-	140	μA
		$T_A = -40^\circ C$ to $+85^\circ C$	-	-	180	μA
		$T_A = -40^\circ C$ to $+125^\circ C$	-	-	250	μA
I/O Ports Hi-Z Leakage Current PA0-7, PB0-7, PC0-7, PD1-4	I_{IL}		-	-	± 10	μA
Input Current RESET, IRQ, TCAP, OSC1, PD0, PD5, PD7	I_{IN}		-	-	± 1	μA
Capacitance Ports (As Input or Output) RESET, IRQ, TCAP, OSC1, PD0-5, PD7	C_{OUT}		-	-	12	pF
	C_{IN}		-	-	8	pF

NOTES:

- This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{IN} and V_{OUT} be constrained to the range $V_{SS} < (V_{IN} \text{ or } V_{OUT}) < V_{DD}$. Reliability of operation is enhanced if unused inputs except OSC2 are connected to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).
- All values shown reflect average measurement.
- Typical values at midpoint of voltage range, 25°C only.
- WAIT I_{DD} : Only timer system active (SPE = TE = RE = 0). If SPI, SCI active (SPE = TE = RE = 1) add 10% current draw.
- Run (Operating) I_{DD} , WAIT I_{DD} : Measured using external square-wave clock source ($f_{OSC} = 4.2MHz$), all inputs 0.2V from rail, no DC loads, less than 50pF on all outputs, $C_L = 20pF$ on OSC2.
- WAIT, STOP I_{DD} : All ports configured as inputs, $V_{IL} = 0.2V$, $V_{IH} = V_{DD} - 0.2V$.
- STOP I_{DD} measured with OSC1 = V_{SS} .
- WAIT I_{DD} is affected linearly by the OSC2 capacitance.

Specifications CDP68HC05C4, CDP68HC05C8

DC Electrical Specifications $V_{DD} = 3.3V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$, Unless Otherwise Specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage	V_{OL}	$I_{LOAD} \leq 10\mu A$	-	-	0.1	V
	V_{OH}		$V_{DD} - 0.1$	-	-	V
Output High Voltage						
PA0-7, PB0-7, PC0-7, TCMP	V_{OH}	$I_{LOAD} = -0.2mA$	$V_{DD} - 0.3$	-	-	V
PD1-4	V_{OH}	$I_{LOAD} = -0.4mA$	$V_{DD} - 0.3$	-	-	V
Output Low Voltage						
PA0-7, PB0-7, PC0-7, PD1-4, TCMP	V_{OL}	$I_{LOAD} = 0.4mA$	-	-	0.3	V
Input High Voltage, PA0-7, PB0-7, PC0-7, PD0-5, PD7, TCAP, IRQ, RESET, OSC1	V_{IH}		$0.7 \cdot V_{DD}$	-	V_{DD}	V
Input Low Voltage, PA0-7, PB0-7, PC0-7, PD0-5, PD7, TCAP, IRQ, RESET, OSC1	V_{IL}		V_{SS}	-	$0.2 \cdot V_{DD}$	V
Data Retention Mode	V_{RM}	$T_A = 0^\circ C$ to $+70^\circ C$	2	-	-	V
Supply Current (See Notes)						
Run	I_{DD}		-	1	2.5	mA
WAIT	I_{DD}		-	0.5	1.4	mA
STOP	I_{DD}	$T_A = 25^\circ C$	-	1	30	μA
		$T_A = 0^\circ C$ to $+70^\circ C$	-	-	80	μA
		$T_A = -40^\circ C$ to $+85^\circ C$	-	-	120	μA
		$T_A = -40^\circ C$ to $+125^\circ C$	-	-	175	μA
I/O Ports Hi-Z Leakage Current						
PA0-7, PB0-7, PC0-7, PD1-4	I_{IL}		-	-	± 10	μA
Input Current						
RESET, IRQ, TCAP, OSC1, PD0, PD5, PD7	I_{IN}		-	-	± 1	μA
Capacitance Ports (As Input or Output)						
RESET, IRQ, TCAP, OSC1, PD0-5, PD7	C_{OUT}		-	-	12	pF
	C_{IN}		-	-	8	pF

NOTES:

- All values shown reflect average measurement.
- Typical values at midpoint of voltage range, $25^\circ C$ only.
- WAIT I_{DD} : Only timer system active (SPE = TE = RE = 0). If SPI, SCI active (SPE = TE = RE = 1) add 10% current draw.
- Run (Operating) I_{DD} , WAIT I_{DD} : Measured using external square-wave clock source ($f_{OSC} = 4.2MHz$), all inputs 0.2V from rail, no DC loads, less than 50pF on all outputs, $C_L = 20pF$ on OSC2.
- WAIT, STOP I_{DD} : All ports configured as inputs, $V_{IL} = 0.2V$, $V_{IH} = V_{DD} - 0.2V$.
- STOP I_{DD} measured with $OSC1 = V_{SS}$.
- WAIT I_{DD} is affected linearly by the OSC2 capacitance.

2
MICRO-CONTROLLERS

Specifications CDP68HC05C4, CDP68HC05C8

Control Timing $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$, Unless Otherwise Specified.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Frequency Of Operation				
Crystal Option	f_{OSC}	-	4.2	MHz
External Clock Option	f_{OSC}	DC	4.2	MHz
Internal Operating Frequency				
Crystal ($f_{OSC} + 2$)	f_{OP}	-	2.1	MHz
External Clock ($f_{OSC} + 2$)	f_{OP}	DC	2.1	MHz
Cycle Time (See Figure 11)	t_{CYC}	480	-	ns
Crystal Oscillator Start-up Time for AT-cut Crystal (See Figure 11)	t_{OXOV}	-	100	ms
Stop Recovery Start-up Time (AT-cut Crystal Oscillator) (See Figure 1)	t_{LCH}	-	100	ms
RESET Pulse Width (See Figure 11)	t_{RL}	1.5	-	t_{CYC}
Timer				
Resolution (Note 2)	t_{RES}	4	-	t_{CYC}
Input Capture Pulse Width (See Figure 2)	t_{TH}, t_{TL}	125	-	ns
Input Capture Pulse Period (See Figure 2)	t_{TLTL}	(Note 3)	-	t_{CYC}
Interrupt Pulse Width Low (Edge-Triggered) (See Figure 14)	t_{LIH}	125	-	ns
Interrupt Pulse Period (See Figure 14)	t_{LIH}	(Note 1)	-	t_{CYC}
OSC1 Pulse Width	t_{OH}, t_{OL}	90	-	ns

NOTES:

1. The minimum period t_{LIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus $21 t_{CYC}$.
2. Since a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.
3. The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 t_{CYC}$.

Control Timing $V_{DD} = 3.3V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$, Unless Otherwise Specified.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Frequency Of Operation				
Crystal Option	f_{OSC}	-	2.0	MHz
External Clock Option	f_{OSC}	DC	2.0	MHz
Internal Operating Frequency				
Crystal ($f_{OSC} + 2$)	f_{OP}	-	1.0	MHz
External Clock ($f_{OSC} + 2$)	f_{OP}	DC	1.0	MHz
Cycle Time (See Figure 11)	t_{CYC}	1000	-	ns
Crystal Oscillator Start-up Time for AT-cut Crystal (See Figure 11)	t_{OXOV}	-	100	ms
Stop Recovery Start-up Time (AT-cut Crystal Oscillator) (See Figure 1)	t_{LCH}	-	100	ms
RESET Pulse Width (See Figure 11)	t_{RL}	1.5	-	t_{CYC}
Timer				
Resolution (Note 2)	t_{RES}	4	-	t_{CYC}
Input Capture Pulse Width (See Figure 2)	t_{TH}, t_{TL}	250	-	ns
Input Capture Pulse Period (See Figure 2)	t_{TLTL}	(Note 3)	-	t_{CYC}
Interrupt Pulse Width Low (Edge-Triggered) (See Figure 14)	t_{LIH}	250	-	ns
Interrupt Pulse Period (See Figure 14)	t_{LIH}	(Note 1)	-	t_{CYC}
OSC1 Pulse Width	t_{OH}, t_{OL}	200	-	ns

NOTES:

1. The minimum period t_{LIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus $21 t_{CYC}$.
2. Since a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.
3. The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 t_{CYC}$.

Specifications CDP68HC05C4, CDP68HC05C8

Serial Peripheral Interface (SPI) Timing (See Figure 3) $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$
Unless Otherwise Specified.

NUMBER	PARAMETER	SYMBOL	MIN	MAX	UNITS
	Operating Frequency				
	Master	$f_{OP(M)}$	DC	0.5	f_{OP} (Note 3)
	Slave	$f_{OP(S)}$	DC	2.1	MHz
1	Cycle Time				
	Master	$t_{CYC(M)}$	2.0	-	t_{CYC}
	Slave	$t_{CYC(S)}$	480	-	ns
2	Enable Lead Time				
	Master	$t_{LEAD(M)}$	(Note 1)	-	-
	Slave	$t_{LEAD(S)}$	240	-	ns
3	Enable Lag Time				
	Master	$t_{LAG(M)}$	(Note 1)	-	-
	Slave	$t_{LAG(S)}$	240	-	ns
4	Clock (SCK) High Time				
	Master	$t_{W(SCKH)M}$	340	-	ns
	Slave	$t_{W(SCKH)S}$	190	-	ns
5	Clock (SCK) Low Time				
	Master	$t_{W(SCKL)M}$	340	-	ns
	Slave	$t_{W(SCKL)S}$	190	-	ns
6	Data Setup Time (Inputs)				
	Master	$t_{SU(M)}$	100	-	ns
	Slave	$t_{SU(S)}$	100	-	ns
7	Data Hold Time (Inputs)				
	Master	$t_{H(M)}$	100	-	ns
	Slave	$t_{H(S)}$	100	-	ns
8	Access Time (Time to Data Active from High Impedance State)				
	Slave	t_A	0	120	ns
9	Disable Time (Hold Time to High Impedance State)				
	Slave	t_{DIS}	-	240	ns
10	Data Valid Time				
	Master (Before Capture Edge)	$t_{V(M)}$	0.25	-	$t_{CYC(M)}$
	Slave (After Enable Edge) (Note 2)	$t_{V(S)}$	-	240	ns
11	Data Hold Time (Outputs)				
	Master (After Capture Edge)	$t_{HO(M)}$	0.25	-	$t_{CYC(M)}$
	Slave (After Enable Edge)	$t_{HO(S)}$	0	-	ns
12	Rise Time ($V_{DD} = 20\%$ to 70% , $C_L = 200pF$)				
	SPI Outputs (SCK, MOSI, MISO)	$t_{R(M)}$	-	100	ns
	SPI Inputs (SCK, MOSI, MISO, \overline{SS})	$t_{R(S)}$	-	2.0	μs
13	Fall Time ($V_{DD} = 20\%$ to 70% , $C_L = 200pF$)				
	SPI Outputs (SCK, MOSI, MISO)	$t_{F(M)}$	-	100	ns
	SPI Inputs (SCK, MOSI, MISO, \overline{SS})	$t_{F(S)}$	-	2.0	μs

NOTES:

- Signal Production depends on software.
- Assumes 200pF load on all SPI pins.
- Note that the units this specification uses is f_{OP} (internal operating frequency), not MHz! In the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency, therefore 1.05MHz maximum.

2

MICRO-CONTROLLERS

Specifications CDP68HC05C4, CDP68HC05C8

Serial Peripheral Interface (SPI) Timing (See Figure 3) $V_{DD} = 3.3V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$
Unless Otherwise Specified.

NUMBER	PARAMETER	SYMBOL	MIN	MAX	UNITS
	Operating Frequency				
	Master	$f_{OP(M)}$	DC	0.5	f_{OP} (Note 3)
	Slave	$f_{OP(S)}$	DC	1.0	MHz
1	Cycle Time				
	Master	$t_{CYC(M)}$	2.0	-	t_{CYC}
	Slave	$t_{CYC(S)}$	1.0	-	μs
2	Enable Lead Time				
	Master	$t_{LEAD(M)}$	(Note 1)	-	-
	Slave	$t_{LEAD(S)}$	500	-	ns
3	Enable Lag Time				
	Master	$t_{LAG(M)}$	(Note 1)	-	-
	Slave	$t_{LAG(S)}$	500	-	ns
4	Clock (SCK) High Time				
	Master	$t_{W(SCKH)M}$	720	-	ns
	Slave	$t_{W(SCKH)S}$	400	-	ns
5	Clock (SCK) Low Time				
	Master	$t_{W(SCKL)M}$	720	-	ns
	Slave	$t_{W(SCKL)S}$	400	-	ns
6	Data Setup Time (Inputs)				
	Master	$t_{SU(M)}$	200	-	ns
	Slave	$t_{SU(S)}$	200	-	ns
7	Data Hold Time (Inputs)				
	Master	$t_{H(M)}$	200	-	ns
	Slave	$t_{H(S)}$	200	-	ns
8	Access Time (Time to Data Active from High Impedance State)				
	Slave	t_A	0	250	ns
9	Disable Time (Hold Time to High Impedance State)				
	Slave	t_{DIS}	-	500	ns
10	Data Valid Time				
	Master (Before Capture Edge)	$t_V(M)$	0.25	-	$t_{CYC(M)}$
	Slave (After Enable Edge) (Note 2)	$t_V(S)$	-	500	ns
11	Data Hold Time (Outputs)				
	Master (After Capture Edge)	$t_{HO(M)}$	0.25	-	$t_{CYC(M)}$
	Slave (After Enable Edge)	$t_{HO(S)}$	0	-	ns
12	Rise Time ($V_{DD} = 20\%$ to 70% , $C_L = 200pF$)				
	SPI Outputs (SCK, MOSI, MISO)	$t_{R(M)}$	-	200	ns
	SPI Inputs (SCK, MOSI, MISO, \overline{SS})	$t_{R(S)}$	-	2.0	μs
13	Fall Time ($V_{DD} = 20\%$ to 70% , $C_L = 200pF$)				
	SPI Outputs (SCK, MOSI, MISO)	$t_{F(M)}$	-	200	ns
	SPI Inputs (SCK, MOSI, MISO, \overline{SS})	$t_{F(S)}$	-	2.0	μs

NOTES:

1. Signal Production depends on software.
2. Assumes 200pF load on all SPI pins.
3. Note that the units this specification uses is f_{OP} (internal operating frequency), not MHz! In the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency, therefore 0.05MHz maximum.

Specifications CDP68HCL05C4, CDP68HCL05C8

DC Electrical Specifications $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = 0^\circ C$ to $+70^\circ C$, Unless Otherwise Specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage	V_{OL}	$I_{LOAD} \leq 10\mu A$	-	-	0.1	V
	V_{OH}		$V_{DD} - 0.1$	-	-	V
Output High Voltage PA0-7, PB0-7, PC0-7, TCMP	V_{OH}	$I_{LOAD} = -0.8mA$	$V_{DD} - 0.8$	-	-	V
PD1-4	V_{OH}	$I_{LOAD} = -1.6mA$	$V_{DD} - 0.8$	-	-	V
Output Low Voltage PA0-7, PB0-7, PC0-7, PD1-4, TCMP	V_{OL}	$I_{LOAD} = 1.6mA$	-	-	0.4	V
Input High Voltage, PA0-7, PB0-7, PC0-7, PD0-5, PD7, TCAP, \overline{IRQ} , RESET, OSC1	V_{IH}		$0.7 \cdot V_{DD}$	-	V_{DD}	V
Input Low Voltage, PA0-7, PB0-7, PC0-7, PD0-5, PD7, TCAP, \overline{IRQ} , RESET, OSC1	V_{IL}		V_{SS}	-	$0.2 \cdot V_{DD}$	V
Data Retention Mode	V_{RM}	$T_A = 0^\circ C$ to $+70^\circ C$	2	-	-	V
Supply Current (See Notes)						
Run	I_{DD}		-	-	5	mA
WAIT	I_{DD}		-	-	2.75	mA
STOP	I_{DD}	$T_A = 25^\circ C$	-	-	15	μA
		$T_A = 0^\circ C$ to $+70^\circ C$	-	-	25	μA
I/O Ports Hi-Z Leakage Current PA0-7, PB0-7, PC0-7, PD1-4	I_{IL}		-	-	± 1	μA
Input Current RESET, \overline{IRQ} , TCAP, OSC1, PD0, PD5, PD7	I_{IN}		-	-	± 1	μA
Capacitance Ports (As Input or Output) RESET, \overline{IRQ} , TCAP, OSC1, PD0-5, PD7	C_{OUT}		-	-	12	pF
	C_{IN}		-	-	8	pF

NOTES:

- All values shown reflect average measurement.
- Typical values at midpoint of voltage range, $25^\circ C$ only.
- WAIT I_{DD} : Only timer system active (SPE = TE = RE = 0). If SPI, SCI active (SPE = TE = RE = 1) add 10% current draw.
- Run (Operating) I_{DD} , WAIT I_{DD} : Measured using external square-wave clock source ($f_{OSC} = 4.2MHz$), all inputs 0.2V from rail, no DC loads, less than 50pF on all outputs, $C_L = 20pF$ on OSC2.
- WAIT, STOP I_{DD} : All ports configured as inputs, $V_{IL} = 0.2V$, $V_{IH} = V_{DD} - 0.2V$.
- STOP I_{DD} measured with OSC1 = V_{SS} .
- WAIT I_{DD} is affected linearly by the OSC2 capacitance.

Specifications CDP68HCL05C4, CDP68HCL05C8

DC Electrical Specifications $V_{DD} = 2.4V - 3.6V$, $V_{SS} = 0V$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$, Unless Otherwise Specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage	V_{OL}	$I_{LOAD} \leq 10\mu A$	-	-	0.1	V
	V_{OH}		$V_{DD} - 0.1$	-	-	V
Output High Voltage						
PA0-7, PB0-7, PC0-7, TCMP	V_{OH}	$I_{LOAD} = -0.2mA$	$V_{DD} - 0.3$	-	-	V
PD1-4	V_{OH}	$I_{LOAD} = -0.4mA$	$V_{DD} - 0.3$	-	-	V
Output Low Voltage						
PA0-7, PB0-7, PC0-7, PD1-4, TCMP	V_{OL}	$I_{LOAD} = 0.4mA$	-	-	0.3	V
Input High Voltage, PA0-7, PB0-7, PC0-7, PD0-5, PD7, TCAP, IRQ, RESET, OSC1	V_{IH}		$0.7 \cdot V_{DD}$	-	V_{DD}	V
Input Low Voltage, PA0-7, PB0-7, PC0-7, PD0-5, PD7, TCAP, IRQ, RESET, OSC1	V_{IL}		V_{SS}	-	$0.2 \cdot V_{DD}$	V
Data Retention Mode	V_{RM}	$T_A = 0^{\circ}C$ to $+70^{\circ}C$	2	-	-	V
Supply Current ($3.6V_{DC}$ at $f_{OSC} = 2MHz$)						
Run	I_{DD}		-	-	1.75	mA
WAIT	I_{DD}		-	-	900	μA
STOP	I_{DD}	$T_A = 25^{\circ}C$	-	-	5	μA
		$T_A = 0^{\circ}C$ to $+70^{\circ}C$	-	-	10	μA
Supply Current ($2.4V_{DC}$ at $f_{OSC} = 1MHz$)						
Run	I_{DD}		-	-	750	μA
WAIT	I_{DD}		-	-	400	μA
STOP	I_{DD}	$T_A = 25^{\circ}C$	-	-	2.0	μA
		$T_A = 0^{\circ}C$ to $+70^{\circ}C$	-	-	5.0	μA
I/O Ports Hi-Z Leakage Current PA0-7, PB0-7, PC0-7, PD1-4	I_{IL}		-	-	± 1	μA
Input Current RESET, IRQ, TCAP, OSC1, PD0, PD5, PD7	I_{IN}		-	-	± 1	μA
Capacitance Ports (As Input or Output) RESET, IRQ, TCAP, OSC1, PD0-5, PD7	C_{OUT}		-	-	12	pF
	C_{IN}		-	-	8	pF

NOTES:

- All values shown reflect average measurement.
- Typical values at midpoint of voltage range, $25^{\circ}C$ only.
- WAIT I_{DD} : Only timer system active (SPE = TE = RE = 0). If SPI, SCI active (SPE = TE = RE = 1) add 10% current draw.
- Run (Operating) I_{DD} , WAIT I_{DD} : Measured using external square-wave clock source, all inputs 0.2V from rail, no DC loads, less than 50pF on all outputs, $C_L = 20pF$ on OSC2.
- WAIT, STOP I_{DD} : All ports configured as inputs, $V_{IL} = 0.2V$, $V_{IH} = V_{DD} - 0.2V$.
- STOP I_{DD} measured with OSC1 = V_{SS} .
- WAIT I_{DD} is affected linearly by the OSC2 capacitance.

Specifications CDP68HCL05C4, CDP68HCL05C8

Control Timing $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = 0^\circ C$ to $+70^\circ C$, Unless Otherwise Specified.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Frequency Of Operation				
Crystal Option	f_{OSC}	-	4.2	MHz
External Clock Option	f_{OSC}	DC	4.2	MHz
Internal Operating Frequency				
Crystal ($f_{OSC} + 2$)	f_{OP}	-	2.1	MHz
External Clock ($f_{OSC} + 2$)	f_{OP}	DC	2.1	MHz
Cycle Time (See Figure 11)	t_{CYC}	480	-	ns
Crystal Oscillator Start-up Time for AT-cut Crystal (See Figure 11)	t_{OXOV}	-	100	ms
Stop Recovery Start-up Time (AT-cut Crystal Oscillator) (See Figure 1)	t_{LCH}	-	100	ms
RESET Pulse Width (See Figure 11)	t_{RL}	1.5	-	t_{CYC}
Timer				
Resolution (Note 2)	t_{RES}	4	-	t_{CYC}
Input Capture Pulse Width (See Figure 2)	t_{TH}, t_{TL}	125	-	ns
Input Capture Pulse Period (See Figure 2)	t_{TLTL}	(Note 3)	-	t_{CYC}
Interrupt Pulse Width Low (Edge-Triggered) (See Figure 14)	t_{LIH}	125	-	ns
Interrupt Pulse Period (See Figure 14)	t_{LIH}	(Note 1)	-	t_{CYC}
OSC1 Pulse Width	t_{OH}, t_{OL}	90	-	ns

NOTES:

1. The minimum period t_{LIH} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 t_{CYC} .
2. Since a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.
3. The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t_{CYC} .

Control Timing $V_{DD} = 2.4V - 3.6V$, $V_{SS} = 0V$, $T_A = 0^\circ C$ to $+70^\circ C$, Unless Otherwise Specified.

PARAMETER	SYMBOL	3.6V _{DC}		2.4V _{DC}		UNITS
		MIN	MAX	MIN	MAX	
Frequency Of Operation						
Crystal Option	f_{OSC}	-	2.0	-	1.0	MHz
External Clock Option	f_{OSC}	DC	2.0	DC	1.0	MHz
Internal Operating Frequency						
Crystal ($f_{OSC} + 2$)	f_{OP}	-	1.0	-	0.5	MHz
External Clock ($f_{OSC} + 2$)	f_{OP}	DC	1.0	DC	0.5	MHz
Cycle Time (See Figure 11)	t_{CYC}	1000	-	2000	-	ns
Crystal Oscillator Start-up Time for AT-cut Crystal (See Figure 11)	t_{OXOV}	-	100	-	100	ms
Stop Recovery Start-up Time (AT-cut Crystal Oscillator) (See Figure 1)	t_{LCH}	-	100	-	100	ms
RESET Pulse Width (See Figure 11)	t_{RL}	1.5	-	1.5	-	t_{CYC}
Timer						
Resolution (Note 2)	t_{RES}	4.0	-	4.0	-	t_{CYC}
Input Capture Pulse Width (See Figure 2)	t_{TH}, t_{TL}	250	-	500	-	ns
Input Capture Pulse Period (See Figure 2)	t_{TLTL}	(Note 3)	-	(Note 3)	-	t_{CYC}
Interrupt Pulse Width Low (Edge-Triggered) (See Figure 14)	t_{LIH}	250	-	500	-	ns
Interrupt Pulse Period (See Figure 14)	t_{LIH}	(Note 1)	-	(Note 1)	-	t_{CYC}
OSC1 Pulse Width	t_{OH}, t_{OL}	200	-	400	-	ns

NOTES:

1. The minimum period t_{LIH} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 t_{CYC} .
2. Since a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.
3. The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t_{CYC} .

Specifications CDP68HCL05C4, CDP68HCL05C8

Serial Peripheral Interface (SPI) Timing (See Figure 3) $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = 0^\circ C$ to $+70^\circ C$
Unless Otherwise Specified.

NUMBER	PARAMETER	SYMBOL	MIN	MAX	UNITS
	Operating Frequency				
	Master	$f_{OP(M)}$	DC	0.5	f_{OP} (Note 3)
	Slave	$f_{OP(S)}$	DC	2.1	MHz
1	Cycle Time				
	Master	$t_{CYC(M)}$	2.0	-	t_{CYC}
	Slave	$t_{CYC(S)}$	480	-	ns
2	Enable Lead Time				
	Master	$t_{LEAD(M)}$	(Note 1)	-	-
	Slave	$t_{LEAD(S)}$	240	-	ns
3	Enable Lag Time				
	Master	$t_{LAG(M)}$	(Note 1)	-	-
	Slave	$t_{LAG(S)}$	240	-	ns
4	Clock (SCK) High Time				
	Master	$t_{W(SCKH)M}$	340	-	ns
	Slave	$t_{W(SCKH)S}$	190	-	ns
5	Clock (SCK) Low Time				
	Master	$t_{W(SCKL)M}$	340	-	ns
	Slave	$t_{W(SCKL)S}$	190	-	ns
6	Data Setup Time (Inputs)				
	Master	$t_{SU(M)}$	100	-	ns
	Slave	$t_{SU(S)}$	100	-	ns
7	Data Hold Time (Inputs)				
	Master	$t_{H(M)}$	100	-	ns
	Slave	$t_{H(S)}$	100	-	ns
8	Access Time (Time to Data Active from High Impedance State)				
	Slave	t_A	0	120	ns
9	Disable Time (Hold Time to High Impedance State)				
	Slave	t_{DIS}	-	240	ns
10	Data Valid Time				
	Master (Before Capture Edge)	$t_V(M)$	0.25	-	$t_{CYC(M)}$
	Slave (After Enable Edge)(Note 2)	$t_V(S)$	-	240	ns
11	Data Hold Time (Outputs)				
	Master (After Capture Edge)	$t_{HO(M)}$	0.25	-	$t_{CYC(M)}$
	Slave (After Enable Edge)	$t_{HO(S)}$	0	-	ns
12	Rise Time ($V_{DD} = 20\%$ to 70% , $C_L = 200pF$)				
	SPI Outputs (SCK, MOSI, MISO)	$t_R(M)$	-	100	ns
	SPI Inputs (SCK, MOSI, MISO, \overline{SS})	$t_R(S)$	-	2.0	μs
13	Fall Time ($V_{DD} = 20\%$ to 70% , $C_L = 200pF$)				
	SPI Outputs (SCK, MOSI, MISO)	$t_F(M)$	-	100	ns
	SPI Inputs (SCK, MOSI, MISO, \overline{SS})	$t_F(S)$	-	2.0	μs

NOTES:

- Signal Production depends on software.
- Assumes 200pF load on all SPI pins.
- Note that the units this specification uses is f_{OP} (internal operating frequency), not MHz! In the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency, therefore 1.05MHz maximum.

Specifications CDP68HCL05C4, CDP68HCL05C8

Serial Peripheral Interface (SPI) Timing (See Figure 3) $V_{DD} = 2.4V - 3.6V_{DC}$, $V_{SS} = 0V$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Unless Otherwise Specified.

NUMBER	PARAMETER	SYMBOL	3.6V _{DC}		2.4V _{DC}		UNITS
			MIN	MAX	MIN	MAX	
	Operating Frequency Master	$f_{OP(M)}$	DC	0.5	DC	0.5	f_{OP} (Note 3)
	Slave	$f_{OP(S)}$	DC	1.0	DC	0.5	MHz
1	Cycle Time Master	$t_{CYC(M)}$	2.0	-	2.0	-	t_{CYC}
	Slave	$t_{CYC(S)}$	1.0	-	2.0	-	μs
2	Enable Lead Time Master	$t_{LEAD(M)}$	(Note 1)	-	(Note 1)	-	-
	Slave	$t_{LEAD(S)}$	500	-	TBD	-	ns
3	Enable Lag Time Master	$t_{LAG(M)}$	(Note 1)	-	(Note 1)	-	-
	Slave	$t_{LAG(S)}$	500	-	TBD	-	ns
4	Clock (SCK) High Time Master	$t_{W(SCKH)M}$	720	-	TBD	-	ns
	Slave	$t_{W(SCKH)S}$	400	-	TBD	-	ns
5	Clock (SCK) Low Time Master	$t_{W(SCKL)M}$	720	-	TBD	-	ns
	Slave	$t_{W(SCKL)S}$	400	-	TBD	-	ns
6	Data Setup Time (Inputs) Master	$t_{SU(M)}$	200	-	TBD	-	ns
	Slave	$t_{SU(S)}$	200	-	TBD	-	ns
7	Data Hold Time (Inputs) Master	$t_{H(M)}$	200	-	TBD	-	ns
	Slave	$t_{H(S)}$	200	-	TBD	-	ns
8	Access Time (Time to Data Active from High Impedance State) Slave	t_A	0	250	0	TBD	ns
9	Disable Time (Hold Time to High Impedance State) Slave	t_{DIS}	-	500	-	TBD	ns
10	Data Valid Time Master (Before Capture Edge)	$t_{V(M)}$	0.25	-	TBD	-	$t_{CYC(M)}$
	Slave (After Enable Edge) (Note 2)	$t_{V(S)}$	-	500	-	-	ns
11	Data Hold Time (Outputs) Master (After Capture Edge)	$t_{HO(M)}$	0.25	-	TBD	-	$t_{CYC(M)}$
	Slave (After Enable Edge)	$t_{HO(S)}$	0	-	0	-	ns
12	Rise Time ($V_{DD} = 20\%$ to 70% , $C_L = 200pF$) SPI Outputs (SCK, MOSI, MISO)	$t_{R(M)}$	-	200	-	TBD	ns
	SPI Inputs (SCK, MOSI, MISO, \overline{SS})	$t_{R(S)}$	-	2.0	-	TBD	μs
13	Fall Time ($V_{DD} = 20\%$ to 70% , $C_L = 200pF$) SPI Outputs (SCK, MOSI, MISO)	$t_{F(M)}$	-	200	-	TBD	ns
	SPI Inputs (SCK, MOSI, MISO, \overline{SS})	$t_{F(S)}$	-	2.0	-	TBD	μs

NOTES:

- Signal Production depends on software.
- Assumes 200pF load on all SPI pins.
- Note that the units this specification uses is f_{OP} (internal operating frequency), not MHz! In the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency.

2

MICRO-
CONTROLLERS

Specifications CDP68HSC05C4, CDP68HSC05C8

DC Electrical Specifications $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = 0^\circ C$ to $+70^\circ C$, Unless Otherwise Specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage	V_{OL}	$I_{LOAD} \leq 10\mu A$	-	-	0.1	V
	V_{OH}		$V_{DD} - 0.1$	-	-	V
Output High Voltage PA0-7, PB0-7, PC0-7, TCMP	V_{OH}	$I_{LOAD} = -0.8mA$	$V_{DD} - 0.8$	-	-	V
	PD1-4	$I_{LOAD} = -1.6mA$	$V_{DD} - 0.8$	-	-	V
Output Low Voltage PA0-7, PB0-7, PC0-7, PD1-4, TCMP	V_{OL}	$I_{LOAD} = 1.6mA$	-	-	0.4	V
Input High Voltage, PA0-7, PB0-7, PC0-7, PD0-5, PD7, TCAP, \overline{IRQ} , \overline{RESET} , OSC1	V_{IH}		$0.7 \cdot V_{DD}$	-	V_{DD}	V
Input Low Voltage, PA0-7, PB0-7, PC0-7, PD0-5, PD7, TCAP, \overline{IRQ} , \overline{RESET} , OSC1	V_{IL}		V_{SS}	-	$0.2 \cdot V_{DD}$	V
Data Retention Mode	V_{RM}	$T_A = 0^\circ C$ to $+70^\circ C$	2	-	-	V
Supply Current (See Notes)						
Run	I_{DD}		-	6.7	13.3	mA
WAIT	I_{DD}		-	3.0	7.6	mA
STOP	I_{DD}	$T_A = 25^\circ C$	-	2.0	50	μA
		$T_A = 0^\circ C$ to $+70^\circ C$	-	-	140	μA
I/O Ports Hi-Z Leakage Current PA0-7, PB0-7, PC0-7, PD1-4	I_{IL}		-	-	± 10	μA
Input Current \overline{RESET} , \overline{IRQ} , TCAP, OSC1, PD0, PD5, PD7	I_{IN}		-	-	± 1	μA
Capacitance Ports (As Input or Output) \overline{RESET} , \overline{IRQ} , TCAP, OSC1, PD0-5, PD7	C_{OUT}		-	-	12	pF
	C_{IN}		-	-	8	pF

NOTES:

1. All values shown reflect average measurement.
2. Typical values at midpoint of voltage range, $25^\circ C$ only.
3. WAIT I_{DD} : Only timer system active (SPE = TE = RE = 0). If SPI, SCI active (SPE = TE = RE = 1) add 10% current draw.
4. Run (Operating) I_{DD} , WAIT I_{DD} : Measured using external square-wave clock source ($f_{OSC} = 8.0MHz$), all inputs 0.2V from rail, no DC loads, less than 50pF on all outputs, $C_L = 20pF$ on OSC2.
5. WAIT, STOP I_{DD} : All ports configured as inputs, $V_{IL} = 0.2V$, $V_{IH} = V_{DD} - 0.2V$.
6. STOP I_{DD} measured with OSC1 = V_{SS} .
7. WAIT I_{DD} is affected linearly by the OSC2 capacitance.

Specifications CDP68HSC05C4, CDP68HSC05C8

DC Electrical Specifications $V_{DD} = 3.3V \pm 10\%$, $V_{SS} = 0V$, $T_A = 0^\circ C$ to $+70^\circ C$, Unless Otherwise Specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage	V_{OL}	$I_{LOAD} \leq 10\mu A$	-	-	0.1	V
	V_{OH}		$V_{DD} - 0.1$	-	-	V
Output High Voltage	V_{OH}	$I_{LOAD} = -0.8mA$	$V_{DD} - 0.3$	-	-	V
PA0-7, PB0-7, PC0-7, TCMP						
PD1-4	V_{OH}	$I_{LOAD} = -1.6mA$	$V_{DD} - 0.3$	-	-	V
Output Low Voltage	V_{OL}	$I_{LOAD} = 1.6mA$	-	-	0.3	V
PA0-7, PB0-7, PC0-7, PD0-5, PD7, TCAP, IRQ, RESET, OSC1						
Input High Voltage, PA0-7, PB0-7, PC0-7, PD0-5, PD7, TCAP, IRQ, RESET, OSC1	V_{IH}		$0.7 \cdot V_{DD}$	-	V_{DD}	V
Input Low Voltage, PA0-7, PB0-7, PC0-7, PD0-5, PD7, TCAP, IRQ, RESET, OSC1	V_{IL}		V_{SS}	-	$0.2 \cdot V_{DD}$	V
Data Retention Mode	V_{RM}	$T_A = 0^\circ C$ to $+70^\circ C$	2	-	-	V
Supply Current (See Notes)						
Run	I_{DD}		-	1.0	2.5	mA
WAIT	I_{DD}		-	0.5	1.4	mA
STOP	I_{DD}	$T_A = 25^\circ C$	-	1.0	30	μA
		$T_A = 0^\circ C$ to $+70^\circ C$	-	-	80	μA
I/O Ports Hi-Z Leakage Current	I_{IL}		-	-	± 10	μA
PA0-7, PB0-7, PC0-7, PD1-4						
Input Current	I_{IN}		-	-	± 1	μA
RESET, IRQ, TCAP, OSC1, PD0, PD5, PD7						
Capacitance Ports (As Input or Output)	C_{OUT}		-	-	12	pF
	C_{IN}		-	-	8	pF
RESET, IRQ, TCAP, OSC1, PD0-5, PD7						

NOTES:

1. All values shown reflect average measurement.
2. Typical values at midpoint of voltage range, $25^\circ C$ only.
3. WAIT I_{DD} : Only timer system active (SPE = TE = RE = 0). If SPI, SCI active (SPE = TE = RE = 1) add 10% current draw.
4. Run (Operating) I_{DD} , WAIT I_{DD} : Measured using external square-wave clock source ($f_{OSC} = 2.0MHz$), all inputs 0.2V from rail, no DC loads, less than 50pF on all outputs, $C_L = 20pF$ on OSC2.
5. WAIT, STOP I_{DD} : All ports configured as inputs, $V_{IL} = 0.2V$, $V_{IH} = V_{DD} - 0.2V$.
6. STOP I_{DD} measured with OSC1 = V_{SS} .
7. WAIT I_{DD} is affected linearly by the OSC2 capacitance.

2
MICRO-CONTROLLERS

Specifications CDP68HSC05C4, CDP68HSC05C8

Control Timing $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = 0^\circ C$ to $+70^\circ C$, Unless Otherwise Specified.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Frequency Of Operation				
Crystal Option	f_{OSC}	-	8.0	MHz
External Clock Option	f_{OSC}	DC	8.0	MHz
Internal Operating Frequency				
Crystal ($f_{OSC} + 2$)	f_{OP}	-	4.0	MHz
External Clock ($f_{OSC} + 2$)	f_{OP}	DC	4.0	MHz
Cycle Time (See Figure 11)	t_{CYC}	250	-	ns
Crystal Oscillator Start-up Time for AT-cut Crystal (See Figure 11)	t_{OXOV}	-	100	ms
Stop Recovery Start-up Time (AT-cut Crystal Oscillator) (See Figure 1)	t_{ILCH}	-	100	ms
RESET Pulse Width (See Figure 11)	t_{RL}	1.5	-	t_{CYC}
Timer				
Resolution (Note 2)	t_{RES}	4	-	t_{CYC}
Input Capture Pulse Width (See Figure 2)	t_{TH}, t_{TL}	63	-	ns
Input Capture Pulse Period (See Figure 2)	t_{TLTL}	(Note 3)	-	t_{CYC}
Interrupt Pulse Width Low (Edge-Triggered) (See Figure 14)	t_{LIH}	63	-	ns
Interrupt Pulse Period (See Figure 14)	t_{LIH}	(Note 1)	-	t_{CYC}
OSC1 Pulse Width	t_{OH}, t_{OL}	45	-	ns

NOTES:

1. The minimum period t_{LIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 t_{CYC} .
2. Since a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.
3. The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t_{CYC} .

Control Timing $V_{DD} = 3.3V \pm 10\%$, $V_{SS} = 0V$, $T_A = 0^\circ C$ to $+70^\circ C$, Unless Otherwise Specified.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Frequency Of Operation				
Crystal Option	f_{OSC}	-	2.0	MHz
External Clock Option	f_{OSC}	DC	2.0	MHz
Internal Operating Frequency				
Crystal ($f_{OSC} + 2$)	f_{OP}	-	1.0	MHz
External Clock ($f_{OSC} + 2$)	f_{OP}	DC	1.0	MHz
Cycle Time (See Figure 11)	t_{CYC}	1000	-	ns
Crystal Oscillator Start-up Time for AT-cut Crystal (See Figure 11)	t_{OXOV}	-	100	ms
Stop Recovery Start-up Time (AT-cut Crystal Oscillator) (See Figure 1)	t_{ILCH}	-	100	ms
RESET Pulse Width (See Figure 11)	t_{RL}	1.5	-	t_{CYC}
Timer				
Resolution (Note 2)	t_{RES}	4	-	t_{CYC}
Input Capture Pulse Width (See Figure 2)	t_{TH}, t_{TL}	250	-	ns
Input Capture Pulse Period (See Figure 2)	t_{TLTL}	(Note 3)	-	t_{CYC}
Interrupt Pulse Width Low (Edge-Triggered) (See Figure 14)	t_{LIH}	250	-	ns
Interrupt Pulse Period (See Figure 14)	t_{LIH}	(Note 1)	-	t_{CYC}
OSC1 Pulse Width	t_{OH}, t_{OL}	200	-	ns

NOTES:

1. The minimum period t_{LIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 t_{CYC} .
2. Since a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.
3. The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t_{CYC} .

Specifications CDP68HSC05C4, CDP68HSC05C8

Serial Peripheral Interface (SPI) Timing (See Figure 3) $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = 0^\circ C$ to $+70^\circ C$
Unless Otherwise Specified.

NUMBER	PARAMETER	SYMBOL	MIN	MAX	UNITS
	Operating Frequency				
	Master	$f_{OP(M)}$	DC	0.5	f_{OP} (Note 3)
	Slave	$f_{OP(S)}$	DC	4.0	MHz
1	Cycle Time				
	Master	$t_{CYC(M)}$	2.0	-	t_{CYC}
	Slave	$t_{CYC(S)}$	250	-	ns
2	Enable Lead Time				
	Master	$t_{LEAD(M)}$	(Note 1)	-	-
	Slave	$t_{LEAD(S)}$	TBD	-	ns
3	Enable Lag Time				
	Master	$t_{LAG(M)}$	(Note 1)	-	-
	Slave	$t_{LAG(S)}$	TBD	-	ns
4	Clock (SCK) High Time				
	Master	$t_{W(SCKH)M}$	TBD	-	ns
	Slave	$t_{W(SCKH)S}$	TBD	-	ns
5	Clock (SCK) Low Time				
	Master	$t_{W(SCKL)M}$	TBD	-	ns
	Slave	$t_{W(SCKL)S}$	TBD	-	ns
6	Data Setup Time (Inputs)				
	Master	$t_{SU(M)}$	TBD	-	ns
	Slave	$t_{SU(S)}$	TBD	-	ns
7	Data Hold Time (Inputs)				
	Master	$t_{H(M)}$	TBD	-	ns
	Slave	$t_{H(S)}$	TBD	-	ns
8	Access Time (Time to Data Active from High Impedance State)				
	Slave	t_A	0	TBD	ns
9	Disable Time (Hold Time to High Impedance State)				
	Slave	t_{DIS}	-	TBD	ns
10	Data Valid Time				
	Master (Before Capture Edge)	$t_{V(M)}$	TBD	-	$t_{CYC(M)}$
	Slave (After Enable Edge) (Note 2)	$t_{V(S)}$	-	TBD	ns
11	Data Hold Time (Outputs)				
	Master (After Capture Edge)	$t_{HO(M)}$	TBD	-	$t_{CYC(M)}$
	Slave (After Enable Edge)	$t_{HO(S)}$	0	-	ns
12	Rise Time ($V_{DD} = 20\%$ to 70% , $C_L = 200pF$)				
	SPI Outputs (SCK, MOSI, MISO)	$t_{R(M)}$	-	TBD	ns
	SPI Inputs (SCK, MOSI, MISO, \overline{SS})	$t_{R(S)}$	-	TBD	μs
13	Fall Time ($V_{DD} = 20\%$ to 70% , $C_L = 200pF$)				
	SPI Outputs (SCK, MOSI, MISO)	$t_{F(M)}$	-	TBD	ns
	SPI Inputs (SCK, MOSI, MISO, \overline{SS})	$t_{F(S)}$	-	TBD	μs

NOTES:

- Signal Production depends on software.
- Assumes 200pF load on all SPI pins.
- Note that the units this specification uses is f_{OP} (internal operating frequency), not MHz! In the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency, therefore 2.0MHz maximum.

2

MICRO-CONTROLLERS

Specifications CDP68HSC05C4, CDP68HSC05C8

Serial Peripheral Interface (SPI) Timing (See Figure 3) $V_{DD} = 3.3V \pm 10\%$, $V_{SS} = 0V$, $T_A = 0^\circ C$ to $+70^\circ C$
Unless Otherwise Specified.

NUMBER	PARAMETER	SYMBOL	MIN	MAX	UNITS
	Operating Frequency				
	Master	$f_{OP(M)}$	DC	0.5	f_{OP} (Note 3)
	Slave	$f_{OP(S)}$	DC	1.0	MHz
1	Cycle Time				
	Master	$t_{CYC(M)}$	2.0	-	t_{CYC}
	Slave	$t_{CYC(S)}$	1.0	-	μs
2	Enable Lead Time				
	Master	$t_{LEAD(M)}$	(Note 1)	-	-
	Slave	$t_{LEAD(S)}$	500	-	ns
3	Enable Lag Time				
	Master	$t_{LAG(M)}$	(Note 1)	-	-
	Slave	$t_{LAG(S)}$	500	-	ns
4	Clock (SCK) High Time				
	Master	$t_{W(SCKH)M}$	720	-	ns
	Slave	$t_{W(SCKH)S}$	400	-	ns
5	Clock (SCK) Low Time				
	Master	$t_{W(SCKL)M}$	720	-	ns
	Slave	$t_{W(SCKL)S}$	400	-	ns
6	Data Setup Time (Inputs)				
	Master	$t_{SU(M)}$	200	-	ns
	Slave	$t_{SU(S)}$	200	-	ns
7	Data Hold Time (Inputs)				
	Master	$t_{H(M)}$	200	-	ns
	Slave	$t_{H(S)}$	200	-	ns
8	Access Time (Time to Data Active from High Impedance State)				
	Slave	t_A	0	250	ns
9	Disable Time (Hold Time to High Impedance State)				
	Slave	t_{DIS}	-	500	ns
10	Data Valid Time				
	Master (Before Capture Edge)	$t_{V(M)}$	0.25	-	$t_{CYC(M)}$
	Slave (After Enable Edge) (Note 2)	$t_{V(S)}$	-	500	ns
11	Data Hold Time (Outputs)				
	Master (After Capture Edge)	$t_{HO(M)}$	0.25	-	$t_{CYC(M)}$
	Slave (After Enable Edge)	$t_{HO(S)}$	0	-	ns
12	Rise Time ($V_{DD} = 20\%$ to 70% , $C_L = 200pF$)				
	SPI Outputs (SCK, MOSI, MISO)	$t_{R(M)}$	-	200	ns
	SPI Inputs (SCK, MOSI, MISO, \overline{SS})	$t_{R(S)}$	-	2.0	μs
13	Fall Time ($V_{DD} = 20\%$ to 70% , $C_L = 200pF$)				
	SPI Outputs (SCK, MOSI, MISO)	$t_{F(M)}$	-	200	ns
	SPI Inputs (SCK, MOSI, MISO, \overline{SS})	$t_{F(S)}$	-	2.0	μs

NOTES:

- Signal Production depends on software.
- Assumes 200pF load on all SPI pins.
- Note that the units this specification uses is f_{OP} (internal operating frequency), not MHz! In the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency, therefore 500kHz maximum.

Control Timing Diagrams (All Types)




FIGURE 1. STOP RECOVERY TIMING DIAGRAM




FIGURE 2. TIMER RELATIONSHIPS

Serial Peripheral Interface (SPI) Timing Diagrams (All Types)




FIGURE 3A. SPI MASTER TIMING CPOL = 0, CPHA = 1

FIGURE 3. TIMING DIAGRAMS

Serial Peripheral Interface (SPI) Timing Diagrams (All Types) (Continued)




FIGURE 3B. SPI MASTER TIMING CPOL = 1, CPHA = 1




FIGURE 3C. SPI MASTER TIMING CPOL = 0, CPHA = 0




FIGURE 3D. SPI MASTER TIMING CPOL = 1, CPHA = 0

FIGURE 3. TIMING DIAGRAMS (Continued)

Serial Peripheral Interface (SPI) Timing Diagrams (All Types) (Continued)




FIGURE 3E. SPI SLAVE TIMING CPOL = 0, CPHA = 1




FIGURE 3F. SPI SLAVE TIMING CPOL = 1, CPHA = 1




FIGURE 3G. SPI SLAVE TIMING CPOL = 0, CPHA = 0

FIGURE 3. TIMING DIAGRAMS (Continued)

Serial Peripheral Interface (SPI) Timing Diagrams (All Types) (Continued)




FIGURE 3H. SPI SLAVE TIMING CPOL = 1, CPHA = 0

FIGURE 3. TIMING DIAGRAMS (Continued)

Functional Pin Description, Input/Output Programming, Memory, CPU Registers, and Self-Check

This section provides a description of the functional pins, input/output programming, memory, CPU registers, and self-check.

FUNCTIONAL PIN DESCRIPTION

V_{DD} and V_{SS}

Power is supplied to the MCU using these two pins. V_{DD} is power and V_{SS} is ground.

IRQ (Maskable Interrupt Request)

IRQ is a programmable option which provides two different choices of interrupt triggering sensitivity. These options are: 1.) Negative edge-sensitive triggering only, or 2.) Both negative edge-sensitive and level-sensitive triggering. In the latter case, either type of input to the IRQ pin will produce the interrupt. The MCU completes the current instruction before it responds to the interrupt request. When the IRQ pin goes low for at least one t_{LIH}, a logic one is latched internally to signify an interrupt has been requested. When the MCU completes its current instruction, the interrupt latch is tested. If the interrupt latch contains a logic one, and the interrupt mask bit (I bit) in the condition code register is clear, the MCU then begins the interrupt sequence.

If the option is selected to include level-sensitive triggering, then the IRQ input requires an external resistor to V_{DD} for "wire-OR" operation. See INTERRUPTS for more detail concerning interrupts.

RESET

The RESET input is not required for startup but can be used to reset the MCU internal state and provide an orderly software startup procedure. Refer to RESETS for a detailed description.

TCAP

The TCAP input controls the input capture feature for the on-chip programmable timer system. Refer to Input Capture Register for additional information.

TCMP

The TCMP pin (35) provides an output for the output compare feature of the on-chip timer system. Refer to Output Compare Register for additional information.

OSC1, OSC2

The CDP68HC05C4 family of MCUs can be configured to accept either a crystal input or an RC network to control the internal oscillator. The internal clocks are derived by a divide-by-two of the internal oscillator frequency (f_{OSC}).

Crystal

The circuit shown in Figure 4B is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz-crystal resonator in the frequency range specified for f_{OSC} in Control Timing. Use of an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to DC Electrical Specifications for V_{DD} specifications.

Ceramic Resonator

A ceramic resonator may be used in place of the crystal in cost-sensitive applications. The circuit in Figure 4B is recommended when using a ceramic resonator. Figure 4A lists the recommended capacitance and feedback resistance values. The manufacturer of the particular ceramic resonator being considered should be consulted for specific information.

CDP68HC05C4, C8, CDP68HCL05C4, C8, CDP68HSC05C4, C8

RC

If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 4D.

External Clock

An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 4E. An external clock may be used with either the RC or crystal oscillator option. The t_{OXOV} or t_{ILCH} specifications do not apply when using an external clock input. The equivalent specification of the external clock source should be used in lieu of t_{OXOV} or t_{ILCH} .

PA0 - PA7

These eight I/O lines comprise port A. The state of any pin is software programmable and all port A lines are configured as input during power-on or reset. Refer to Input/Output Programming paragraph for a detailed description of I/O programming.

PB0 - PB7

These eight lines comprise port B. The state of any pin is software programmable and all port B lines are configured as input during power-on or reset. Refer to Input/Output Programming paragraph for a detailed description of I/O programming.

PC0 - PC7

These eight lines comprise port C. The state of any pin is software programmable and all port C lines are configured as input during power-on reset. Refer to Input/Output Programming paragraph for a detailed description of I/O programming.

PD0 - PD5, PD7

These seven lines comprise port D, a fixed input port that is enabled during power-on. All enabled special functions (SPI and SCI) affect the pins on this port. Four of these lines, PD2/MISO, PD3/MOSI, PD4/SCK, and PD5/ \overline{SS} , are used in

CRYSTAL

	2MHz	4MHz	UNITS
R_{SMAX}	400	75	Ω
C_0	5	7	pF
C_1	0.008	0.012	pF
C_{OSC1}	15 - 40	15 - 30	pF
C_{OSC2}	15 - 30	15 - 25	pF
R_P	10	10	M Ω
Q	30	40	K

CERAMIC RESONATOR

	2MHz - 4MHz	UNITS
R_S (Typical)	10	Ω
C_0	40	pF
C_1	4.3	pF
C_{OSC1}	30	pF
C_{OSC2}	30	pF
R_P	1 - 10	M Ω
Q	1250	-

FIGURE 4A. CRYSTAL/CERAMIC RESONATOR PARAMETERS




FIGURE 4B. CRYSTAL OSCILLATOR CONNECTIONS




FIGURE 4C. EQUIVALENT CRYSTAL CIRCUIT




FIGURE 4D. RC OSCILLATOR CONNECTIONS




FIGURE 4E. EXTERNAL CLOCK SOURCE CONNECTIONS

FIGURE 4. OSCILLATOR CONNECTIONS

the serial peripheral interface (SPI). Two of these lines, PD0/RDI and PD1/TDO, are used in the serial communications interface (SCI). Refer to INPUT/OUTPUT PROGRAMMING for a detailed description of I/O programming.

INPUT/OUTPUT PROGRAMMING

Parallel Ports

Ports A, B, and C may be programmed as an input or an output under software control. The direction of the pins is determined by the state of the corresponding bit in the port data direction register (DDR). Each 8-bit port has an associated 8-bit data direction register (DDR). Any port A, port B, or port C pin is configured as an output if its corresponding DDR bit is set to a logic one. A pin is configured as an input if its corresponding DDR bit is cleared to a logic zero. At power-on or reset, all DDRs are cleared, which configure all port A, B, and C pins as inputs. The data direction registers are capable of being written to or read by the processor. Refer to Figure 5 and Table 1. During the programmed output state, a read of the data register actually reads the value of the output data latch and not the I/O pin.

TABLE 1. I/O PIN FUNCTIONS

(NOTE) R/W	DDR	I/O PIN FUNCTION
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

NOTE: R/W is an internal signal.

Fixed Port

Port D is a 7-bit fixed input port (PD0 - PD5, PD7) that continually monitors the external pins whenever the SPI or SCI systems are disabled. During power-on reset or external reset all seven bits become valid input ports because all special function output drivers are disabled. For example, with the serial peripheral interface (SPI) system disabled (SPE = 0) PD2 through PD5 will read the state of the pin at the time of the read operation. No data register is associated with the port when it is used as an input.

NOTE: It is recommended that all unused inputs, except OSC2, and I/O ports (configured as inputs) be tied to an appropriate logic level (e.g. either V_{DD} or V_{SS}).

Serial Port (SCI and SPI)

The serial communications interface (SCI) and serial peripheral interface (SPI) use the port D pins for their functions. The SCI function requires two of the pins (PD0 - PD1) for its receive data input (RDI) and transmit data output (TDO) respectively, whereas the SPI function requires four of the pins (PD2 - PD5) for its serial data input/output (MISO),

serial data output/input (MOSI), system clock (SCK), and slave select (SS) respectively. Refer to Serial Communications Interface and Serial Peripheral Interface for a more detailed discussion.




FIGURE 5A.





FIGURE 5B.



NOTES:

1. Denotes devices have same physical size, and are enhancement type.
2. IP = Input Protection
3. Latch-up protection not shown.

FIGURE 5C.

FIGURE 5. TYPICAL PARALLEL PORT I/O CIRCUITRY

MEMORY

As shown in Figure 6, the CDP68HC05C4, CDP68HCL05C4 and CDP68HSC05C4 MCUs are capable of addressing 8192 bytes of memory and I/O registers with its program counter. The MCUs have implemented 4601 bytes of these locations. The first 256 bytes of memory (page zero) include 25 bytes of I/O features such as data ports, the port DDRs, timer, serial peripheral interface (SPI), and serial communication interface (SCI); 48 bytes of user ROM, and

CDP68HC05C4, C8, CDP68HCL05C4, C8, CDP68HSC05C4, C8




FIGURE 6. ADDRESS MAP FOR CDP68HC05C4, CDP68HCL05C4 AND CDP68HSC05C4

176 bytes of RAM. The next 4096 bytes complete the user ROM. The self-check ROM (224 bytes) and self-check vectors (16 bytes) are contained in memory locations \$1F00 through \$1FEF. The 16 highest address bytes contain the user defined reset and the interrupt vectors. Seven bytes of the lowest 32 memory locations are unused and the 176 bytes of user RAM include up to 64 bytes for the stack. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data stor-

age. Figure 7 illustrates the memory map for CDP68HC05C8, CDP68HCL05C8 and CDP68HSC05C8 MCUs. It is similar to the memory map in Figure 6, except for 3584 bytes of additional user ROM at memory locations \$1100 through \$1EFF.

CPU REGISTER

The CPU contains five registers, as shown in the programming model of Figure 8. The interrupt stacking order is shown in Figure 9.

CDP68HC05C4, C8, CDP68HCL05C4, C8, CDP68HSC05C4, C8




FIGURE 7. ADDRESS MAP FOR CDP68HC05C8, CDP68HCL05C8 AND CDP68HSC05C8





FIGURE 8. PROGRAMMING MODEL



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

FIGURE 9. STACKING ORDER

Accumulator (A)

The accumulator is an 8-bit general purpose register used to hold operands, results of the arithmetic calculations, and data manipulations.

Index Register (X)

The X register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit value which is used to create an effective address. The index register is also used for data manipulations with the read-modify-write type of instructions and as a temporary storage register when not performing addressing operations.

Program Counter (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed by the processor.

Stack Pointer (SP)

The stack pointer is a 13-bit register containing the address of the next free locations on the push-down/pop-up stack. When accessing memory, the most significant bits are permanently configured to 0000011. These bits are appended to the six least significant register bits to produce an address within the range of \$00FF to \$00C0. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a reset stack pointer (RSP) instruction, the stack pointer is set to its upper limit (\$00FF). Nested interrupt and/or subroutines may use up to 64 (decimal) locations. When the 64 locations are exceeded, the stack pointer wraps around and points to its upper limit (\$00FF), thus, losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five RAM bytes.

Condition Code Register (CC)

The condition code register is a 5-bit register which indicates the results of the instruction just executed as well as the state of the processor. These bits can be individually tested by a program and specified action taken as a result of their state. Each bit is explained in the following paragraphs.

Half Carry Bit (H)

The H bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H bit is useful in binary coded decimal subroutines.

Interrupt Mask Bit (I)

When the I bit is set, all interrupts are disabled. Clearing this bit enables the interrupts. If an external interrupt occurs while the I bit is set, the interrupt is latched and processed after the I bit is next cleared; therefore, no interrupts are lost because of the I bit being set. An internal interrupt can be lost if it is cleared while the I bit is set (refer to Programmable Timer, Serial Communications Interface, and Serial Peripheral Interface Sections for more information).

Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logic one).

Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is zero.

Carry/Borrow (C)

Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

SELF-CHECK

The self-check capability of the CDP68HC05C4 MCU provides an internal check to determine if the device is functional. Self-check is performed using the circuit shown in the schematic diagram of Figure 10. As shown in the diagram, port C pins PC0 - PC3 are monitored (light emitting diodes are shown but other devices could be used) for the self-check results. The self-check mode is entered by applying a 9V input (through a 4.7kΩ resistor) to the IRQ pin (2) and 5V input (through a 4.7kΩ resistor) to the TCAP pin (37) and then depressing the reset switch to execute a reset. After reset, the following seven tests are performed automatically:

I/O - Functionally exercises ports A, B and C

RAM - Counter test for each RAM byte

Timer - Tracks counter register and checks OCF flags

SCI - Transmission Test; checks for RDRF, TDRE, TC, and FE flags

ROM - Exclusive OR with odd ones parity result

SPI - Transmission test with check for SPIF, WCOL, and MODF flags

INTERRUPTS - Tests external, timer, SCI, and SPI interrupts

Self-check results (using the LEDs as monitors) are shown in Table 2. The following subroutines are available to user programs and do not require any external hardware.

TABLE 2. SELF-CHECK RESULTS

PC3	PC2	PC1	PC0	REMARKS
1	0	0	1	Bad I/O
1	0	1	0	Bad RAM
1	0	1	1	Bad Timer
1	1	0	0	Bad SCI
1	1	0	1	Bad ROM
1	1	1	0	Bad SPI
1	1	1	1	Bad Interrupts or IRQ Request
Flashing				Good Device
All Others				Bad Device, Bad Port C, etc.

NOTE: 0 indicates LED on; 1 indicates LED is off.

TIMER TEST SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set.

This subroutine is called at location \$1F0E. The output compare register is first set to the current timer state. Because the timer is free running and has only a divide-by-four pres-




FIGURE 10. SELF-CHECK CIRCUIT SCHEMATIC DIAGRAM

caler, each timer count cannot be tested. The test tracks the counter until the timer wraps around, triggering the output compare flag in the timer status register. RAM locations \$0050 and \$0051 are overwritten. Upon return to the user's program, X = 40. If the test passed, A = 0.

ROM CHECKSUM SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. This subroutine is called at location \$1F93 with RAM location \$0053 equal to \$01 and A = 0. A short routine is set up and executed in RAM to compute a checksum of the entire ROM pattern. Upon return to the user's program, X = 0. If the test passed, A = 0. RAM locations \$0050 through \$0053 are overwritten.

Resets, Interrupts, and Low Power Modes

RESETS

The MCU has two reset modes: an active low external reset pin (RESET) and a power-on reset function; refer to Figure 11.


RESET Pin

The RESET input pin is used to reset the MCU to provide an orderly software startup procedure. When using the external reset mode, the RESET pin must stay low for a minimum of one and one half t_{CYC} . The RESET pin contains an internal Schmitt Trigger as part of its input to improve noise immunity.

Power-On Reset

The power-on reset occurs when a positive transition is detected on V_{DD} . The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset. The power-on circuitry provides for a 4064 t_{CYC} delay from the time that the oscillator becomes active. If the external RESET pin is low at the end of the 4064 t_{CYC} time out, the processor remains in the reset condition until RESET goes high.

Table 3 shows the actions of the two resets on internal circuits, but not necessarily in order of occurrence (X indicates that the condition occurs for the particular reset).



NOTES:

1. Internal signal and bus information is not available externally.
2. OSC1 is not meant to represent frequency. It is only meant to represent time.
3. The next rising edge of the internal processor clock following the rising edge of RESET initiates the reset sequence.

FIGURE 11. POWER-ON RESET AND RESET

TABLE 3. RESET ACTION ON INTERNAL CIRCUIT

CONDITION	RESET PIN	POWER-ON RESET
Timer Prescaler reset to zero state	X	X
Timer counter configured to \$FFFC	X	X
Timer output compare (TCMP) bit reset to zero	X	X
All timer interrupt enable bits cleared (ICIE, OCIE, and TOIE) to disable timer interrupts. The OLVL timer bit is also cleared by reset.	X	X
All data direction registers cleared to zero (input)	X	X
Configure stack pointer to \$00FF	X	X
Force internal address bus to restart vector (See Table 4)	X	X
Set I bit in condition code register to a logic one	X	X
Clear STOP latch	X (Note)	X
Clear external interrupt latch	X	X
Clear WAIT latch	X	X
Disable SCI (serial control bits TE = 0 and RE = 0). Other SCI bits cleared by reset include: TIE, TCIE, RIE, ILIE, RWU, SBK, RDRF, IDLE, OR, NF, and FE.	X	X
Disable SPI (serial output enable control bit SPE = 0). Other SPI bits cleared by reset include: SPIE, MSTR, SPIF, WCOL, and MODF.	X	X
Set serial status bits TDRE and TC	X	X
Clear all serial interrupt enable bits (SPIE, TIE and TCIE)	X	X
Place SPI system in slave mode (MSTR = 0)	X	X
Clear SCI prescaler rate control bits SCP0 - SCP1	X	X

NOTE: Timeout still occurs.

INTERRUPTS

Systems often require that normal processing be interrupted so that some external event may be serviced. The CDP68HC05C4 may be interrupted by one of five different methods: either one of four maskable hardware interrupts (IRQ, SPI, SCI, or Timer) and one non-maskable software interrupt (SWI). Interrupts such as Timer, SPI, and SCI have several flags which will cause the interrupt. Generally, interrupt flags are located in read-only status registers, whereas their equivalent enable bits are located in associated control registers. The interrupt flags and enable bits are never contained in the same register. If the enable bit is a logic zero it blocks the interrupt from occurring but does not inhibit the flag from being set. Reset clears all enable bits to preclude interrupts during the reset procedure.

The general sequence for clearing an interrupt is a software sequence of first accessing the status register while the interrupt flag is set, followed by a read or write of an associated register. When any of these interrupts occur, and if the enable bit is a logic one, normal processing is suspended at the end of the current instruction execution. Interrupts cause the processor registers to be saved on the stack (see Figure 9) and the interrupt mask (I bit) set to prevent additional interrupts. The appropriate interrupt vector then points to the starting address of the interrupt service routine (refer to Figure 6 for vector location). Upon completion of the interrupt service routine, the RTI instruction (which is normally a part of the service routine) causes the register contents to be recovered from the stack followed by a return to normal processing. The stack order is shown in Figure 9.

NOTE: The interrupt mask bit (I bit) will be cleared if and only if the corresponding bit stored in the stack is zero.

A discussion of interrupts, plus a table listing vector addresses for all interrupts including reset, in the MCU is provided in Table 4.

TABLE 4. VECTOR ADDRESS FOR INTERRUPTS AND RESET

REGISTER	FLAG NAME	INTERRUPTS	CPU INTERRUPT	VECTOR ADDRESS
N/A	N/A	Reset	<u>RESET</u>	\$1FFE - \$1FFF
N/A	N/A	Software	SWI	\$1FFC - \$1FFD
N/A	N/A	External Interrupt	IRQ	\$1FFA - \$1FFB
Timer Status	ICF OCF TOF	Input Capture Output Compare Timer Overflow	Timer	\$1FF8 - \$1FF9
SCI Status	TDRE TC RDRF IDLE OR	Transmit Buffer Empty Transmit Complete Receiver Buffer Full Idle Line Detect Overrun	SCI	\$1FF6 - \$1FF7
SPI Status	SPIF MODF	Transfer Complete Mode Fault	SPI	\$1FF4 - \$1FF5

Hardware Controlled Interrupt Sequence

The following three functions (RESET, STOP, and WAIT) are not in the strictest sense an interrupt; however, they are acted upon in a similar manner. Flowcharts for hardware interrupts are shown in Figure 12, and for STOP and WAIT are provided in Figure 13. A discussion is provided below.

- (a) A low input on the RESET input pin causes the program to vector to its starting address which is specified by the contents of memory locations \$1FFE and \$1FFF. The I bit in the condition code register is also set. Much of the MCU is configured to a known state during this type of reset as previously described in RESETS paragraph.
- (b) STOP - The STOP instruction causes the oscillator to be turned off and the processor to "sleep" until an external interrupt (IRQ) or reset occurs.
- (c) WAIT - The WAIT instruction causes all processor clocks to stop, but leaves the Timer, SCI, and SPI clocks running. This "rest" state of the processor can be cleared by reset, an external interrupt (IRQ), Timer interrupt, SPI interrupt, or SCI interrupt.

Software Interrupt (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask (I bit) in the condition code register. The interrupt service routine address is specified by the contents of memory location \$1FFC and \$1FFD.

External Interrupt

If the interrupt mask (I bit) of the condition code register has been cleared and the external interrupt pin (IRQ) has gone low, then the external interrupt is recognized. When the interrupt is recognized, the current state of the CPU is pushed onto the stack and I bit is set. This masks further interrupts until the present one is serviced. The interrupt service routine address is specified by the contents of memory location \$1FFA and \$1FFB. Either a level-sensitive and negative edge-sensitive trigger, or a negative edge-sensitive only trigger are available as a mask option. Figure 14 shows both a functional and mode timing diagram for the interrupt line. The timing diagram shows two different treatments of the interrupt line (IRQ) to the processor. The first method shows single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the number of cycles required to execute the interrupt service routine plus 21 cycles. Once a pulse occurs, the next pulse should not occur until the MCU software has exited the routine (an RTI occurs). The second configuration shows several interrupt lines "wire-ORed" to form the interrupts at the processor. Thus, if after servicing one interrupt the interrupt line remains low, then the next interrupt is recognized.

NOTE: The internal interrupt latch is cleared in the first part of the service routine; therefore, one (and only one) external interrupt pulse could be latched during t_{LIL} and serviced as soon as the I bit is cleared.




FIGURE 12. HARDWARE INTERRUPT FLOW DIAGRAM




FIGURE 13. STOP/WAIT FLOW DIAGRAM





FIGURE 14A. EXTERNAL INTERRUPT FUNCTION DIAGRAM



NOTE:

Edge-Sensitive Trigger Condition - The minimum pulse width (t_{LIH}) is either 125ns ($V_{DD} = 5V$) or 250ns ($V_{DD} = 3V$). The period t_{LIL} should be less than the number of t_{CYC} cycles it takes to execute the interrupt service routine plus 21 t_{CYC} cycles.

Level-Sensitive Trigger Condition - If after servicing an interrupt the IRQ remains low, then the next interrupt is recognized.

FIGURE 14B. EXTERNAL INTERRUPT MODE DIAGRAM

FIGURE 14.

Timer Interrupt

There are three different timer interrupt flags that will cause a timer interrupt whenever they are set and enabled. These three interrupt flags are found in the three most significant bits of the timer status register (TSR, location \$13) and all three will vector to the same interrupt service routine (\$1FF8 - \$1FF9).

All interrupt flags have corresponding enable bits (ICIE, OCIE, and TOIE) in the timer control register (TCR, location \$12). Reset clears all enable bits, thus preventing an interrupt from occurring during the reset time period. The actual processor interrupt is generated only if the I bit in the condition code register is also cleared. When the interrupt is recognized, the current machine state is pushed onto the stack and I bit is set. This masks further interrupts until the present one is serviced. The interrupt service routine address is specified by the contents of memory location \$1FF8 and \$1FF9. The general sequence for clearing an interrupt is a software sequence of accessing the status register while the flag is set, followed by a read or write of an associated register. Refer to **Programmable Timer** for additional information about the timer circuitry.

Serial Communications Interface (SCI) Interrupts

An interrupt in the serial communications interface (SCI) occurs when one of the interrupt flag bits in the serial communications status register is set, provided the I bit in the condition code register is clear and the enable bit in the serial communications control register 2 (locations \$0F) is enabled. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the condition code register is set. This masks further interrupts until the present one is serviced. The SCI interrupt causes the program counter to vector to memory location \$1FF6 and \$1FF7 which contains the starting address of the interrupt service routine. Software in the serial interrupt service routine must determine the priority and cause of the SCI interrupt by examining the interrupt flags and the status bits located in the serial communications status register (location \$10). The general sequence for clearing an interrupt is a software sequence of accessing the serial communications status register while the flag is set followed by a read or write of an associated register. Refer to **Serial Communications Interface** for a description of the SCI system and its interrupts.

Serial Peripheral Interface (SPI) Interrupts

An interrupt in the serial peripheral interface (SPI) occurs when one of the interrupt flag bits in the serial peripheral status register (location \$0B) is set, provided the I bit in the condition code register is clear and the enable bit in the serial peripheral control register (location \$0A) is enabled. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the condition code register is set. This masks further interrupts until the present one is serviced. The SPI interrupt causes the program counter to vector to memory location \$1FF4 and \$1FF5 which contain the starting address of the interrupt service routine. Software in the serial peripheral interrupt service routine must determine the priority and cause of the SPI interrupt by examining the interrupt flag bits located in the SPI status register. The general sequence for clearing an interrupt is a software sequence of accessing the status register while the flag is set, followed by a read or write of an associated register. Refer to **Serial Peripheral Interface** for a description of the SPI system and its interrupts.

LOW POWER MODES

STOP Instruction

The STOP instruction places the MCU in its lowest power consumption mode. In the STOP mode the internal oscillator is turned off, causing all internal processing to be halted; refer to Figure 13. During the STOP mode, the I bit in the condition code register is cleared to enable external interrupts. All other registers and memory remain unaltered and all input/output lines remain unchanged. This continues until an external interrupt (IRQ) or reset is sensed at which time the internal oscillator is turned on. The external interrupt or reset causes the program counter to vector to memory location \$1FFA and \$1FFB or \$1FFE and \$1FFF which contains the starting address of the interrupt or reset service routine respectively.

WAIT Instruction

The WAIT instruction places the MCU in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock remains active, and all CPU processing is stopped; however, the programmable timer, serial peripheral interface, and serial communications interface systems remain active. Refer to Figure 13. During the WAIT mode, the I bit in the condition code register is cleared to enable all interrupts. All other registers and memory remain unaltered and all parallel input/output lines remain unchanged. This continues until any interrupt or reset is sensed. At this time the program counter vectors to the memory location (\$1FF4 through \$1FFF) which contains the starting address of the interrupt or reset service routine.

DATA RETENTION MODE

The contents of RAM and CPU registers are retained at supply voltages as low as 2V. This is referred to as the DATA RETENTION mode, where the data is held, but the device is not guaranteed to operate.

Programmable Timer

INTRODUCTION

The programmable timer, which is preceded by a fixed divide-by-four prescaler, can be used for many purposes, including input waveform measurements while simultaneously generating an output waveform. Pulse widths can

vary from several microseconds to many seconds. A block diagram of the timer is shown in Figure 15 and timing diagrams are shown in Figure 16 through Figure 19.

Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.

NOTE: The I bit in the condition code register should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur. This prevents interrupts from occurring between the time that the high and low bytes are accessed.

The programmable timer capabilities are provided by using the following ten addressable 8-bit registers (note the high and low represent the significance of the byte). A description of each register is provided below.

- Timer Control Register (TCR) locations \$12,
- Timer Status Register (TSR) location \$13,
- Input Capture High Register location \$14,
- Input Capture Low Register location \$15,
- Output Compare High Register location \$16,
- Output Compare Low Register location \$17,
- Counter High Register location \$18,
- Counter Low Register location \$19,
- Alternate Counter High Register location \$1A,
- Alternate Counter Low Register location \$1B.






FIGURE 15. PROGRAMMABLE TIMER BLOCK DIAGRAM



NOTE:

1. The Counter Register and the Timer Control Register are the only ones affected by $\overline{\text{RESET}}$.


FIGURE 16. TIMER STATE DIAGRAM FOR RESET



NOTE:

1. If the input edge occurs in the shaded area from one timer state T10 to the next, the input capture flag is set during the next T11.


FIGURE 17. TIMER STATE DIAGRAM FOR INPUT CAPTURE



NOTES:

1. The CPU write to the Compare Register may take place at any time, but a compare only occurs at timer state T01. Thus a 4 cycle difference may exist between the write to the Compare Register and the actual compare.
2. Internal compare takes place during timer state T01.
3. OCF is set at the timer state T11 which follows the comparison match (\$FFED in this example).

FIGURE 18. TIMER STATE DIAGRAM FOR OUTPUT COMPARE



NOTE:

1. The TOF bit is set at timer state T11 (transition of the counter from \$FFFF to \$0000). It is cleared by a read of the Timer Status Register during the internal processor clock high time followed by a read of the Counter Low Register.

FIGURE 19. TIMER STATE DIAGRAM FOR TIMER OVERFLOW

COUNTER

The key element in the programmable timer is a 16-bit free running counter, or counter register, preceded by a prescaler which divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0µs if the internal processor clock is 2.0MHz. The counter is clocked to increasing values during the low portion of the internal processor clock. Software can read the counter at any time without affecting its value.

The double byte free running counter can be read from either of two locations \$18 - \$19 (called counter register at this location), or \$1A - \$1B (counter alternate register at this location). If a read sequence containing only a read of the least significant byte of the free running counter or counter alternate register first addresses the most significant byte (\$18, \$1A) it causes the least significant byte (\$19, \$1B) to be transferred to a buffer. This buffer value remains fixed after the first most significant byte "read" even if the user reads the most significant byte several times. This buffer is accessed when reading the free running counter or counter alternate register, if the most significant byte is read, the least significant byte must also be read in order to complete the sequence.

The free running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on-reset (POR), the counter is also configured to \$FFFC and begins running after the oscillator startup delay. Because the free running counter is 16 bits preceded by a fixed divide-by-four prescaler, the value in the free running counter repeats every 262,144 MPU internal processor clock cycles. When the counter rolls over from \$FFFF to \$0000, the timer overflow flag (TOF) bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

OUTPUT COMPARE REGISTER

The output compare register is a 16-bit register, which is made up of two 8-bit registers at locations \$16 (most significant byte) and \$17 (least significant byte). The output compare register can be used for several purposes such as, controlling an output waveform or indicating when a period of time has elapsed. The output compare register is unique in that all bits are readable and writable and are not altered by the timer hardware. Reset does not affect the contents of this register and if the compare function is not utilized, the two bytes of the output compare register can be used as storage locations. The contents of the output compare register are compared with the contents of the free running counter once during every four internal processor clocks. If a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLVL) bit is clocked (by the output compare circuit pulse) to an output level register. The values in the output compare register and the output level bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit, OCIE, is set.

After a processor write cycle to the output compare register containing the most significant byte (\$16), the output compare function is inhibited until the least significant byte (\$17) is also written. The user must write both bytes (locations) if the most significant byte is written first. A write made only to the least significant byte (\$17) will not inhibit the compare function. The free running counter is updated every four internal processor clock cycles due to the internal prescaler. The minimum time required to update the output compare register is a function of the software program rather than the internal hardware.

A processor write may be made to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear.

Because neither the output compare flag (OCF bit) or output compare register is affected by reset, care must be exercised when initializing the output compare function with software. The following procedure is recommended:

1. Write the high byte of the output compare register to inhibit further compares until the low byte is written.
2. Read the timer status register to arm the OCF if it is already set.
3. Write the output compare register low byte to enable the output compare function with the flag clear.

The advantage of this procedure is to prevent the OCF bit from being set between the time it is read and the write to the output compare register. A software example is shown below.

```
B716 STA OCMPHI; INHIBIT OUTPUT COMPARE
B613 LDA TSTAT; ARM OCF BIT IF SET
BF17 STX OCMPL0; READY FOR NEXT COMPARE
```

INPUT CAPTURE REGISTER

The two 8-bit registers which make up the 16-bit input capture register are read-only and are used to latch the value of the free running counter after a defined transition is sensed by the corresponding input capture edge detector. The level transition which triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register.

The result obtained by an input capture will be one more than the value of the free running counter on the rising edge of the internal processor clock preceding the external transition (refer to timing diagram shown in Figure 17). This delay is required for internal synchronization. Resolution is affected by the prescaler allowing the timer to only increment every four internal processor clock cycles.

After a read of the most significant byte of the input capture register (\$14), counter transfer is inhibited until the least significant byte (\$15) of the input capture register is also read. This characteristic forces the minimum pulse period attainable to be determined by the time used in the capture software routine and its interaction with the main program. The free running counter increments every four internal processor clock cycles due to the prescaler.

A read of the least significant byte (\$15) of the input capture register does not inhibit the free running counter transfer. Again, minimum pulse periods are ones which allow software to read the least significant byte (\$15) and perform needed operations. There is no conflict between the read of the input capture register and the free running counter transfer since they occur on opposite edges of the internal processor clock.

TIMER CONTROL REGISTER (TCR)

The timer control register (TCR, location \$12) is an 8-bit read/write register which contains five control bits. Three of these bits control interrupts associated with each of the three flag bits found in the timer status register (discussed below). The other two bits control: 1) which edge is significant to the capture edge detector (i.e., negative or positive), and 2) the next value to be clocked to the output level register in response to a successful output compare. The timer control register and the free running counter are the only sections of the timer affected by reset. The TCMP pin is forced low during external reset and stays low until a valid compare changes it to a high. The timer control register is illustrated below followed by a definition of each bit.

7	6	5	4	3	2	1	0	
ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL	\$12

- B7, ICIE** If the input capture interrupt enable (ICIE) bit is set, a timer interrupt is enabled when the ICF status flag (in the timer status register) is set. If the ICIE bit is clear, the interrupt is inhibited. The ICIE bit is cleared by reset.
- B6, OCIE** If the output compare interrupt enable (OCIE) bit is set, a timer interrupt is enabled whenever the OCF status flag is set. If the OCIE bit is clear, the interrupt is inhibited. The OCIE bit is cleared by reset.
- B5, TOIE** If the timer overflow interrupt enable (TOIE) bit is set, a timer interrupt is enabled whenever the TOF status flag (in the timer status register) is set. If the TOIE bit is clear, the interrupt is inhibited. The TOIE bit is cleared by reset.
- B1, IEDG** The value of the input edge (IEDG) bit determines which level transition on pin 37 will trigger a free running counter transfer to the input capture register. Reset does not affect the IEDG bit.
0 = negative edge
1 = positive edge
- B0, OLVL** The value of the output level (OLVL) bit is clocked into the output level register by the next successful output compare and will appear at pin 35. This bit and the output level register are cleared by reset.
0 = low output
1 = high output

TIMER STATUS REGISTER (TSR)

The timer status register (TSR) is an 8-bit register of which the three most significant bits contain read-only status information. These three bits indicate the following:

1. A proper transition has taken place at pin 37 with an accompanying transfer of the free running counter contents to the input capture register,
2. A match has been found between the free running counter and the output compare register, and
3. A free running counter transition from \$FFFF to \$0000 has been sensed (timer overflow).

The timer status register is illustrated below followed by a definition of each bit. Refer to timing diagrams shown in Figures 16, 17, and 18 for timing relationship to the timer status register bits.

7	6	5	4	3	2	1	0	
ICF	OCF	TOF	0	0	0	0	0	\$13

- B7, ICF** The input capture flag (ICF) is set when a proper edge has been sensed by the input capture edge detector. It is cleared by a processor access of the timer status register (with ICF set) followed by accessing the low byte (\$15) of the input capture register. Reset does not affect the input compare flag.
- B6, OCF** The output compare flag (OCF) is set when the output compare register contents match the contents of the free running counter. The OCF is cleared by accessing the timer status register (with OCF set) and then accessing the low byte (\$17) of the output compare register. Reset does not affect the output compare flag.
- B5, TOF** The timer overflow flag (TOF) bit is set by a transition of the free running counter from \$FFFF to \$0000. It is cleared by accessing the timer status register (with TOF set) followed by an access of the free running counter least significant byte (\$19). Reset does not affect the TOF bit.

Accessing the timer status register satisfies the first condition required to clear any status bits which happen to be set during the access. The only remaining step is to provide an access of the register which is associated with the status bit. Typically, this presents no problem for the input capture and output compare functions.

A problem can occur when using the timer overflow function and reading the free running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if: 1) the timer status register is read or written when TOF is set, and 2) the least significant byte of the free running counter is read but not for the purpose of servicing the flag. The counter alternate register at address \$1A and \$1B contains the same value as the free running counter (at address \$18 and \$19); therefore, this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

During STOP and WAIT instructions, the programmable timer functions as follows: during the wait mode, the timer continues to operate normally and may generate an interrupt to trigger the CPU out of the wait state; during the stop mode, the timer holds at its current state, retaining all data, and resumes operation from this point when an external interrupt is received.

Serial Communications Interface (SCI)

INTRODUCTION

A full-duplex asynchronous serial communications interface (SCI) is provided with a standard NRZ format and a variety of baud rates. The SCI transmitter and receiver are functionally independent, but use the same data format and bit rate. The serial data format is standard mark/space (NRZ) which provides one start bit, eight or nine data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

SCI Two Wire System Features

- Standard NRZ (mark/space) format
- Advanced error detection method includes noise detection for noise duration of up to 1/16 bit time.
- Full-duplex operation (simultaneous transmit and receive)
- Software programmable for one of 32 different baud rates
- Software selectable word length (eight or nine bit words)
- Separate transmitter and receiver enable bits.
- SCI may be interrupt driven
- Four separate enable bits available for interrupt control

SCI Receiver Features

- Receiver wake-up function (idle or address bit)
- Idle line detect
- Framing error detect
- Noise detect
- Overrun detect
- Receiver data register full flag

SCI Transmitter Features

- Transmit data register empty flag
- Transmit complete flag
- Break send


Any SCI two-wired system requires receive data in (RDI) and transmit data out (TDO).

DATA FORMAT

Receive data in (RDI) or transmit data out (TDO) is the serial data which is presented between the internal data bus and the output pin (TDO), and between the input pin (RDI) and the internal data bus. Data format is as shown for the NRZ in Figure 20 and must meet the following criteria:

1. A high level indicates a logic one and a low level indicates a logic zero.
2. The idle line is in a high (logic one) state prior to transmission/reception of a message.
3. A start bit (logic zero) is transmitted/received indicating the start of a message.

4. The data is transmitted and received least-significant-bit first.
5. A stop bit (high in the tenth or eleventh bit position) indicates the byte is complete.
6. A break is defined as the transmission or reception of a low (logic zero) for some multiple of the data format.



† Stop bit is always high.

FIGURE 20. DATA FORMAT

WAKE-UP FEATURE

In a typical multiprocessor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. In order to permit uninterested MPUs to ignore the remainder of the message, a wake-up feature is included whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line returns to the idle state. An SCI receiver is re-enabled by an idle string of at least ten (or eleven) consecutive ones. Software for the transmitter must provide for the required idle string between consecutive messages and prevent it from occurring within messages.

The user is allowed a second method of providing the wake-up feature in lieu of the idle string discussed above. This method allows the user to insert a logic one in the most significant bit of the transmit data word which needs to be received by all "sleeping" processors.

RECEIVE DATA IN

Receive data in is the serial data which is presented from the input pin via the SCI to the internal data bus. While waiting for a start bit, the receiver samples the input at a rate which is 16 times higher than the set baud rate. This 16 times higher-than-baud rate is referred to as the RT rate in Figures 21 and 22, and as the receiver clock in Figure 26. When the input (idle) line is detected low, it is tested for three more sample times (referred to as the start edge verification samples in Figure 21). If at least two of these three verification samples detect a logic low, a valid start bit is assumed to have been detected (by a logic low following the three start qualifiers) as shown in Figure 21; however, if in two or more of the verification samples a logic high is detected, the line is assumed to be idle. (A noise flag is set if one of the three verification sample detects a logic high, thus a valid start bit could be assumed and a noise flag still set.) The receiver clock generator is controlled by the baud rate register (see Figures 25 and 26); however, the serial communications interface is synchronized by the start bit (independent of the transmitter).




FIGURE 21. EXAMPLES OF START BIT SAMPLING TECHNIQUE

Once a valid start bit is detected, the start bit, each data bit, and the stop bit are sampled three times at RT intervals of 8RT, 9RT, and 10RT (1RT is the position where the bit is expected to start as shown in Figure 22). The value of the bit is determined by voting logic which takes the value of the majority of samples (two or three out of three). A noise flag is set when all three samples on a valid start bit or a data bit or the stop bit do not agree. (As discussed above, a noise flag is also set when the start bit verification samples do not agree).

PREVIOUS BIT	PRESENT BIT	SAMPLES			NEXT BIT
RDI		V	V	V	
16 R T	1 R T	8 R T	9 R T	10 R T	16 R T

FIGURE 22. SAMPLING TECHNIQUE USED ON ALL BITS

START BIT DETECTION FOLLOWING A FRAMING ERROR

If there has been a framing error without detection of a break (RDRF = 1, FE = 1, receiver data register = \$00) produced the framing error, the circuit continues to operate as if there actually were a stop bit and the start edge will be placed artificially. The last bit received in the data shift register is inverted to a logic one, and the three logic one start qualifiers (shown in Figure 21) are forced into the sample shift register during the interval when detection of a start bit is anticipated (see Figure 23); therefore the start bit will be accepted no sooner than it is anticipated.




FIGURE 23A. CASE 1, RECEIVE LINE LOW DURING ARTIFICIAL EDGE




FIGURE 23B. CASE 2, RECEIVE LINE HIGH DURING EXPECTED START EDGE

FIGURE 23. SCI ARTIFICIAL START FOLLOWING A FRAMING ERROR

If the receiver detects that a break (RDRF = 1, FE = 1, receiver data register = \$00) produced the framing error, the start bit will not be artificially induced and the receiver must actually receive a logic one bit before start. See Figure 24.





FIGURE 24. SCI START BIT FOLLOWING A BREAK



NOTE: The Serial Communications Data Register (SCDAT) is controlled by the internal RW signal. It is the transmit data register when written and receive data register when read.

FIGURE 25. SERIAL COMMUNICATIONS INTERFACE BLOCK DIAGRAM




FIGURE 26. RATE GENERATOR DIVISION

REGISTERS

There are five different registers used in the serial communications interface (SCI) and the internal configuration of these registers is discussed in the following paragraphs. A block diagram of the SCI system is shown in Figure 25.

Serial Communications Data Register (SCDAT)

7	6	5	4	3	2	1	0
Serial Communications Data Register							

\$11

The serial communications data register performs two functions in the serial communications interface; i.e. it acts as the receive data register when it is read and as the transmit data register when it is written. Figure 25 shows the register as two separate registers, namely: the receive data register (RDR) and the transmit data register (TDR). As shown in Figure 25, the TDR (transmit data register) provides the parallel interface from the internal data bus to the transmit shift register and the receive data register (RDR) provides the interface from the receive shift register to the internal data bus.

When SCDAT is read, it becomes the receive data register and contains the last byte of data received. The receive data register, represented above, is a read-only register containing the last byte of data received from the shift register for the internal data bus. The RDRF bit (receive data register full bit in the serial communications status register) is set to indicate that a byte has been transferred from the input serial shift register to the serial communications data register. The transfer is synchronized with the receiver bit rate clock (from the receive control) as shown in Figure 25. All data is received least-significant-bit first.

When SCDAT is written, it becomes the transmit data register and contains the next byte of data to be transmitted. The transmit data register, also represented above, is a write-only register containing the next byte of data to be applied to the transmit shift register from the internal data bus. As long as the transmitter is enabled, data stored in the serial communications data register is transferred to the transmit shift register (after the current byte in the shift register has been transmitted). The transfer from the SCDAT to the transmit shift register is synchronized with the bit rate clock (from the transmit control) as shown in Figure 25. All data is transmitted least-significant-bit first.

Serial Communications Control Register 1 (SCCR1)

7	6	5	4	3	2	1	0	
R8	T8	-	M	WAKE	-	-	-	\$0E

The serial communications control register 1 (SCCR1) provides the control bits which: 1) determine the word length (either 8 or 9 bits), and 2) selects the method used for the wake-up feature. Bits 6 and 7 provide a location for storing the ninth bit for longer bytes.

- B7, R8 If the M bit is a one, then this bit provides a storage location for the ninth bit in the receive data byte. Reset does not affect this bit.
- B6, T8 If the M bit is one, then this bit provides a storage locations for the ninth bit in the transmit data byte. Reset does not affect this bit.
- B4, M The option of the word length is selected by the configuration of this bit and is shown below. Reset does not affect this bit. 0 = 1 start bit, 8 data bits, 1 stop bit 1 = 1 start bit, 9 data bits, 1 stop bit
- B3, WAKE This bit allows the user to select the method for receiver "wake up". If the WAKE bit is a logic zero, an idle line condition will "wake up" the

receiver. If the WAKE bit is set to a logic one, the system acknowledges an address bit (most significant bit). The address bit is dependent on both the WAKE bit and the M bit level (table shown below). (Additionally, the receiver does not use the wake-up feature unless the RWU control bit in serial communications control register 2 is set as discussed below.) Reset does not affect this bit.

WAKE	M	METHOD OF RECEIVER "WAKE-UP"
0	X	Detection of an idle line allows the next data byte received to cause the receive data register to fill and produce an RDRF flag.
1	0	Detection of a received one in the eighth data bit allows an RDRF flag and associated error flags.
1	1	Detection of a received one in the ninth data bit allows an RDRF flag and associated error flags.

Serial Communications Control Register 2 (SCCR2)

7	6	5	4	3	2	1	0	
TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	\$0F

The serial communications control register 2 (SCCR2) provides the control bits which: individually enable/disable the transmitter or receiver, enable the system interrupts, and provide the wake-up enable bit and a "send break code" bit. Each of these bits is described below. (The individual flags are discussed in the **Serial Communications Status Register Section**.)

- B7, TIE When the transmit interrupt enable bit is set, the SCI interrupt occurs provided TDRE is set (see Figure 25). When TIE is clear, the TDRE interrupt is disabled. Reset clears the TIE bit.
- B6, TCIE When the transmission complete interrupt enable bit is set, the SCI interrupt occurs provided TC is set (see Figure 25). When TCIE is clear, the TC interrupt is disabled. Reset clears the TCIE bit.
- B5, RIE When the receive interrupt enable bit is set, the SCI interrupt occurs provided OR is set or RDRF is set (see Figure 25). When RIE is clear, the OR and RDRF interrupts are disabled. Reset clears the RIE bit.
- B4, ILIE When the idle line interrupt enable bit is set, the SCI interrupt occurs provided IDLE is set (see Figure 25). When ILIE is clear, the IDLE interrupt is disabled. Reset clears the ILIE bit.
- B3, TE When the transmit enable bit is set, the transmit shift register output is applied to the TDO line. Depending on the state of control bit M in serial communications control register 1, a preamble of 10(M = 0) or 11(M = 1) consecutive ones is transmitted when software sets the TE bit from a

2
MICRO-CONTROLLERS

cleared state. If a transmission is in progress, and TE is written to a zero, then the transmitter will wait until after the present byte has been transmitted before placing the TDO pin in the idle high-impedance state. If the TE pin has been written to a zero and then set to a one before the current byte is transmitted, the transmitter will wait until that byte is transmitted and will then initiate transmission of a new preamble. After the preamble is transmitted, and provided the TDRE bit is set (no new data to transmit), the line remains idle (driven high while TE = 1); otherwise, normal transmission occurs. This function allows the user to "neatly" terminate a transmission sequence. After loading the last byte in the serial communications data register and receiving the interrupt from TDRE, indicating the data has been transferred into the shift register, the user should clear TE. The last byte will then be transmitted and the line will go idle (high impedance). Reset clears the TE bit.

- B2, RE When the receive enable bit is set, the receiver is enabled. When RE is clear, the receiver is disabled and all of the status bit associated with the receiver (RDRF, IDLE, OR, NF, and FE) are inhibited. Reset clears the RE bit.
- B1, RWU When the receiver wake-up bit is set, it enables the "wake up" function. The type of "wake up" mode for the receiver is determined by the WAKE bit discussed above (in the SCCR1). When the RWU bit is set, no status flags will be set. Flags which were set previously will not be cleared when RWU is set. If the WAKE bit is cleared, RWU is cleared after receiving 10(M = 0) or 11(M = 1) consecutive ones. Under these conditions, RWU cannot be set if the line is idle. If the WAKE bit is set, RWU is cleared after receiving an address bit. The RDRF flag will then be set and the address byte will be stored in the receiver data register. Reset clears the RWU bit.
- B0, SBK When the send break bit is set the transmitter sends zeros in some number equal to a multiple of the data format bits. If the SBK bit is toggled set and clear, the transmitter sends 10(M = 0) or 11(M = 1) zeros and then reverts to idle or sending data. The actual number of zeros sent when SBK is toggled depends on the data format set by the M bit in the serial communications control register 1; therefore, the break code will be synchronous with respect to the data stream. At the completion of the break code, the transmitter sends at least one high bit to guarantee recognition of a valid start bit. Reset clears the SBK bit.

The serial communications status register (SCSR) provides inputs to the interrupt logic circuits for generation of the SCI system interrupt. In addition, a noise flag bit and a framing error bit are also contained in the SCSR.

- B7, TDRE The transmit data register empty bit is set to indicate that the contents of the serial communications data register have been transferred to the transmit serial shift register. If the TDRE bit is clear, it indicates that the transfer has not yet occurred and a write to the serial communications data register will overwrite the previous value. The TDRE bit is cleared by accessing the serial communications status register (with TDRE set), followed by writing to the serial communication data register. Data can not be transmitted unless the serial communications status register is accessed before writing to the serial communications data register to clear the TDRE flag bit. Reset sets the TDRE bit.

- B6, TC The transmit complete bit is set at the end of a data frame, preamble, or break condition if:
 1. TE = 1, TDRE = 1, and no pending data, preamble, or break is to be transmitted; or
 2. TE = 0, and the data, preamble, or break (in the transmit shift register) has been transmitted.

The TC bit is a status flag which indicates that one of the above conditions has occurred. The TC bit is cleared by accessing the serial communications status register (with TC set), followed by writing to the serial communications data register. It does not inhibit the transmitter function in any way. Reset sets the TC bit.

- B5, RDRF When the receive data register full bit is set, it indicates that the receiver serial shift register is transferred to the serial communications data register. If multiple errors are detected in any one received word, the NF, FE, and RDRF bits will be affected as appropriate during the same clock cycle. The RDRF bit is cleared when the serial communications status register is accessed (with RDRF set) followed by a read of the serial communications data register. Reset clears the RDRF bit.

- B4, IDLE When the idle line detect bit is set, it indicates that a receiver idle line is detected (receipt of a minimum number of ones to constitute the number of bits in the byte format). The minimum number of ones needed will be 10(M = 0) or 11(M = 1). This allows a receiver that is not in the wake-up mode to detect the end of a message, detect the preamble of a new message, or to resynchronize with the transmitter. The IDLE bit is cleared by accessing the serial communications status register (with IDLE set) followed by a read of the serial communications data register. The IDLE bit will not be set again until after an RDRF has been set; i.e., a new idle line occurs. The IDLE bit is not set by an idle line when the receiver "wakes up" from the wake-up mode. Reset clears the IDLE bit.

Serial Communications Status Register (SCSR)

7	6	5	4	3	2	1	0	\$10
TDRE	TC	RDRF	IDLE	OR	NF	FE	-	

CDP68HC05C4, C8, CDP68HCL05C4, C8, CDP68HSC05C4, C8

B3, OR When the overrun error bit is set, it indicates that the next byte is ready to be transferred from the receive shift register to the serial communications data register when it is already full (RDRF bit is set). Data transfer is then inhibited until the RDRF bit is cleared. Data in the serial communications data register is valid in this case, but additional data received during an overrun condition (including the byte causing the overrun) will be lost. The OR bit is cleared when the serial communications status register is accessed (with OR set), followed by a read of the serial communications data register. Reset clears the OR bit.

B2, NF The noise flag bit is set if there is noise on a "valid" start bit or if there is noise on any of the data bits or if there is noise on the stop bit. It is not set by noise on the idle line nor by invalid (false) start bits. If there is noise, the NF bit is not set until the RDRF flag is set. Each data bit is sampled three times as described above in RECEIVE DATA IN and shown in Figure 22. The NF bit represents the status of the byte in the serial communications data register. For the byte being received (shifted in) there will also be a "working" noise flag the value of which will be transferred to the NF bit when the serial data is loaded into the serial communications data register. The NF bit does not generate an interrupt because the RDRF bit gets set with NF and can be used to generate the interrupt. The NF bit is cleared when the serial communications status register is accessed (with NF set), followed by a read of the serial communications data register. Reset clears the NF bit.

B1, FE The framing error bit is set when the byte boundaries in the bit stream are not synchronized with the receiver bit counter (generated by a "lost" stop bit). The byte is transferred to the serial communications data register and the RDRF bit is set. The FE bit does not generate an interrupt because the RDRF bit is set at the same time as FE and can be used to generate the interrupt. Note that if the byte received causes a framing error and it will also cause an overrun if transferred to the serial communications data register, then the overrun bit will be set, but not the framing error bit, and the byte will not be transferred to the serial communications data register. The FE bit is cleared when the serial communications status register is accessed (with FE set) followed by a read of the serial communications data register. Reset clears the FE bit.

Baud Rate Register

7	6	5	4	3	2	1	0	
-	-	SCP1	SCP0	-	SCR2	SCR1	SCR0	\$0D

The baud rate register provides the means for selecting different baud rates which may be used as the rate control for the transmitter and receiver. The SCP0 - SCP1 bits function

as a prescaler for the SCR0 - SCR2 bits. Together, these five bits provide multiple, baud rate combinations for a given crystal frequency.

B5, SCP1, B4, SCP0 These two bits in the baud rate register are used as a prescaler to increase the range of standard baud rates controlled by the SCR0 - SCR2 bits. A table of the prescaler internal processor clock division versus bit levels is provided below. Reset clears SCP1 - SCP0 bits (divide-by-one).

SCP1	SCP0	INTERNAL PROCESSOR CLOCK DIVIDE BY
0	0	1
0	1	3
1	0	4
1	1	13

B2, SCR2, B1, SCR1, B0, SCR0 These three bits in the baud rate register are used to select the baud rates of both the transmitter and receiver. A table of baud rates versus bit levels is shown below. Reset does not affect the SCR2 - SCR0 bits.

SCR2	SCR1	SCR0	PRESCALER OUTPUT DIVIDE BY
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

The diagram of Figure 26 and Tables 5 and 6 illustrate the divided chain used to obtain the baud rate clock (transmit clock). Note that there is a fixed rate divide-by-16 between the receive clock (RT) and the transmit clock (Tx). The actual divider chain is controlled by the combined SCP0 - SCP1 and SCR0 - SCR2 bits in the baud rate register as illustrated. All divided frequencies shown in the first table represent the final transmit clock (the actual baud rate) resulting from the internal processor clock division shown in the "divide-by" column only (prescaler division only). The second table illustrates how the prescaler output can be further divided by action of the SCI select bits (SCR0 - SCR2). For example, assume that a 9600Hz baud rate is required with a 2.4576MHz external crystal. In this case the prescaler bits (SCP0 - SCP1) could be configured as a divide-by-one or a divide-by-four. If a divide-by-four prescaler is used, then the SCR0 - SCR2 bits must be configured as a divide-by-two. This results in a divide-by-128 of the internal processor clock to produce a 9600Hz baud rate clock. Using the same crystal, the 9600 baud rate can be obtained with a prescaler divide-by-one and the SCR0 - SCR2 bits configured for a divide-by-eight.

NOTE: The crystal frequency is internally divided-by-two to generate the internal processor clock.

CDP68HC05C4, C8, CDP68HCL05C4, C8, CDP68HSC05C4, C8

TABLE 5. PRESCALER HIGHEST BAUD RATE FREQUENCY OUTPUTT

SCP BIT		(NOTE 1) CLOCK DIVIDED BY	CRYSTAL FREQUENCY MHZ					
1	0		(NOTE 2) 8.0	4.194304	4.0	2.4576	2.0	1.8432
0	0	1	250.000kHz	131.072kHz	125.000kHz	76.80kHz	62.50kHz	57.60kHz
0	1	3	83.332kHz	43.691kHz	41.666kHz	25.60kHz	20.833kHz	19.20kHz
1	0	4	62.500kHz	32.768kHz	31.250kHz	19.20kHz	15.625kHz	14.40kHz
1	1	13	19.200kHz	10.082kHz	9600Hz	5.907kHz	4800Hz	4430Hz

NOTES:

1. The clock in the "CLOCK DIVIDED BY" column is the internal processor clock.
2. CDP68HSC05C4 and CDP68HSC05C8 types.
3. The divided frequencies shown in Table 5 represent baud rates which are the highest transmit baud rate (Tx) that can be obtained by a specific crystal frequency and only using the prescaler division. Lower baud rates may be obtained by providing a further division using the SCI rate select bits as shown below for some representative prescaler outputs.

TABLE 6. TRANSMIT BAUD RATE OUTPUT FOR A GIVEN PRESCALER OUTPUT

SCR BITS			DIVIDE BY	REPRESENTATIVE HIGHEST PRESCALER BAUD RATE OUTPUT					
2	1	0		(NOTE 1) 250.000kHz	131.072kHz	32.768kHz	76.80kHz	19.20kHz	9600Hz
0	0	0	1	-	131.072kHz	32.768kHz	76.80kHz	19.20kHz	9600Hz
0	0	1	2	125.000kHz	65.536kHz	16.384kHz	38.40kHz	9600Hz	4800Hz
0	1	0	4	62.500kHz	32.678kHz	8.192kHz	19.20kHz	4800Hz	2400Hz
0	1	1	8	31.250kHz	16.384kHz	4.096kHz	9600Hz	2400Hz	1200Hz
1	0	0	16	15.625kHz	8.192kHz	2.048kHz	4800Hz	1200Hz	600Hz
1	0	1	32	7.813kHz	4.096kHz	1.024kHz	2400Hz	600Hz	300Hz
1	1	0	64	3.906kHz	2.048kHz	512Hz	1200Hz	300Hz	150Hz
1	1	1	128	1.953kHz	1.024kHz	256Hz	600Hz	150Hz	75Hz

NOTES:

1. CDP68HSC05C4 and CDP68HSC05C8 types.
2. Table 6 illustrates how the SCI select bits can be used to provide lower transmitter baud rates by further dividing the prescaler output frequency. The five examples are only representative samples. In all cases, the baud rates shown are transmit baud rates (transmit clock) and the receiver clock is 16 times higher in frequency than the actual baud rate.

Serial Peripheral Interface (SPI)

INTRODUCTION AND FEATURES

Introduction

The serial peripheral interface (SPI) is an interface built into the MCU which allows several MCUs, or one MCU plus peripheral devices, to be interconnected within a single "black box" or on the same printed circuit board. In a serial peripheral interface (SPI), separate wires (signals) are required for data and clock. In the SPI format, the clock is not included in the data stream and must be furnished as a separate signal. An SPI system may be configured as one containing one master MCU and several slave MCUs, or in a system in which an MCU is capable of being either a master or a slave.

Figure 27 illustrates a typical multicomputer system configuration. Figure 27 represents a system of five different MCUs in which there are one master and four slave (0, 1, 2, 3). In this system four basic line (signals) are required for the MOSI (master out slave in), MISO (master in slave out), SCK serial clock, and \overline{SS} (slave select) lines.

Features

- Full Duplex, Three-Wire Synchronous Transfers
- Master or Slave Operation
- Master Bit Frequency
 - 1.05MHz Maximum (CDP68HC05C4, CDP68HC05C8, and CDP68HCL05C4, CDP68HCL05C8)
 - 2.0MHz Maximum (CDP68HSC05C4, CDP68HSC05C8)
- Slave Bit Frequency
 - 2.1MHz Maximum (CDP68HC05C4, CDP68HC05C8, and CDP68HCL05C4, CDP68HCL05C8)
 - 4.0MHz Maximum (CDP68HSC05C4, CDP68HSC05C8)
- Four Programmable Master Bit Rates
- Programmable Clock Polarity and Phase
- End of Transmission Interrupt Flag
- Write Collision Flag Protection
- Master-Master Mode Fault Protection Capability

CDP68HC05C4, C8, CDP68HCL05C4, C8, CDP68HSC05C4, C8




FIGURE 27. MASTER-SLAVE SYSTEM CONFIGURATION (SINGLE MASTER, FOUR SLAVES)

SIGNAL DESCRIPTION

The four basic signals (MOSI, MISO, SCK, \overline{SS}) discussed above are described in the following paragraphs. Each signal function is described for both the master and slave mode.

Master Out Slave In (MOSI)

The MOSI pin is configured as a data output in a master (mode) device and as a data input in a slave (mode) device. In this manner data is transferred serially from a master to a slave on this line; most significant bit first, least significant bit last. The timing diagrams of Figure 28 summarize the SPI timing and show the relationship between data and clock (SCK). As shown in Figure 28, four possible timing relationships may be chosen by using control bits CPOL and CPHA. The master device always allows data to be applied on the MOSI line a half-cycle before the clock edge (SCK) in order for the slave device to latch the data.

NOTE: Both the slave device(s) and a master device must be programmed to similar timing modes for proper data transfer.

When the master device transmits data to a second (slave) device via the MOSI line, the slave device responds by sending data to the master device via the MISO line. This implies full duplex transmission with both data out and data in synchronized with the same clock signal (one which is provided by the master device). Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full status bits. A single status bit (SPIF) is used to signify that the I/O operation is complete.

Configuration of the MOSI pin is a function of the MSTR bit in the serial peripheral control register (SPCR, location \$0A). When a device is operating as a master, the MOSI pin is an output because the program in firmware sets the MSTR bit to a logic one.

Master In Slave Out (MISO)

The MISO pin is configured as an input in a master (mode) device and as an output in a slave (mode) device. In this manner data is transferred serially from a slave to a master

on this line; most significant bit first, least significant bit last. The MISO pin of a slave device is placed in the high-impedance state if it is not selected by the master; i.e., its \overline{SS} pin is a logic one. The timing diagram of Figure 28 shows the relationship between data and clock (SCK). As shown in Figure 28, four possible timing relationships may be chosen by using control bits CPOL and CPHA. The master device always allows data to be applied on the MOSI line a half-cycle before the clock edge (SCK) in order for the slave device to latch the data.

NOTE: The slave device(s) and a master device must be programmed to similar timing modes for proper data transfer.

When the master device transmits data to a slave device via the MOSI line, the slave device responds by sending data to the master device via the MISO line. This implies full duplex transmission with both data out and data in synchronized with the same clock signal (one which is provided by the master device). Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full status bits. A single status bit (SPIF) in the serial peripheral status register (SPSR, location \$0B) is used to signify that the I/O operation is complete.

In the master device, the MSTR control bit in the serial peripheral control register (SPCR, location \$0A) is set to a logic one (by the program) to allow the master device to receive data on its MISO pin. In the slave device, its MISO pin is enable by the logic level of the \overline{SS} pin; i.e., if $\overline{SS} = 1$ then the MISO pin is placed in the high-impedance state, whereas, if $\overline{SS} = 0$ the MISO pin is an output for the slave device.

Serial Clock (SCK)

The serial clock is used to synchronize the movement of data both in and out of the device through its MOSI and MISO pins. The master and slave devices are capable of exchanging a data byte of information during a sequence of eight clock pulses. The SCK is generated by the master device, is an input on all slave devices, and synchronizes master/slave data transfers. The type of clock and its relationship to data




FIGURE 28. DATA CLOCK TIMING DIAGRAM

are controlled by the CPOL and CPHA bits in the Serial Peripheral Control Register (SPCR, location \$0A) discussed below. Refer to Figure 28 for timing.

The master device generates the SCK through a circuit driven by the internal processor clock. Two bits (SPR0 and SPR1) in the SPCR of the master device select the clock rate. The master device uses the SCK to latch incoming slave device data on the MISO line and shifts out data to the slave device on the MOSI line. Both master and slave devices must be operated in the same timing mode as controlled by the CPOL and CPHA bits in the SPCR. In slave devices, SPR0, SPR1 have no effect on the operation of the SPI. Timing is shown in Figure 28.

Slave Select (\overline{SS})

The slave select (\overline{SS}) pin is a fixed input, which receives an active low signal to enable slave device(s) to transfer data. A high level \overline{SS} signal forces the MISO line to the high-impedance state. Also, SCK and MOSI are ignored by a slave device when its \overline{SS} signal is high. The \overline{SS} signal must be driven low prior to the first SCK and must remain low throughout a transfer. The \overline{SS} input on a Master must be held high at all times (see description of MODF under **Serial Peripheral Status Register** for more details).

As shown in Figure 28, with CPHA = 0, the first bit of data must be applied to the MISO line prior to the first transition of the SCK. In this case, \overline{SS} going low is used to provide the first clock edge of a transfer. A device is prevented from writing to its SPI data register while \overline{SS} is low and CPHA = 0 (see description of WCOL under **Serial Peripheral Status Register** for more details). **These facts require that \overline{SS} go high between SPI data transfers whenever CPHA = 0.**

When CPHA = 1, the \overline{SS} of a slave can be held low throughout a series of SPI transfers and in a single slave system can even be permanently wired low.


When a device is a master, it constantly monitors its \overline{SS} signal input for a logic low. The master device will become a slave device any time its \overline{SS} signal input is detected low.

This ensures that there is only one master controlling the \overline{SS} line for a particular system. When the \overline{SS} line is detected low, it clears the MSTR control bit (serial peripheral control register, location \$0A). Also, control bit SPE in the serial peripheral control register is cleared which causes the serial peripheral interface (SPI) to be disabled. The MODF flag bit in the serial peripheral status register (location \$0B) is also set to indicate to the master device that another device is attempting to become a master. Two devices attempting to be outputs are normally the result of a software error; however, a system could be configured which would contain a default master which would automatically "take-over" and restart the system.

FUNCTIONAL DESCRIPTION

A block diagram of the serial peripheral interface (SPI) is shown in Figure 29. In a master configuration, the master start logic receives an input from the CPU (in the form of a write to the SPI rate generator) and originates the system clock (SCK) based on the internal processor clock. This clock is also used internally to control the state controller as well as the 8-bit shift register. As a master device, data is parallel loaded into the 8-bit shift register (from the internal bus) during a write cycle, data is applied serially from a slave device via the MISO pin to the 8-bit shift register. After the 8-bit shift register is loaded, its data is parallel transferred to the read buffer and then is made available to the internal data bus during a CPU read cycle.

In a slave configuration, the slave start logic receives a logic low (from a master device) at the \overline{SS} pin and a system clock input (from the same master device) at the SCK pin. Thus, the slave is synchronized with the master. Data from the master is received serially at the slave MOSI pin and loads the 8-bit shift register. After the 8-bit shift register is loaded, its data is parallel transferred to the read buffer and then is made available to the internal data bus during a CPU read cycle. During a write cycle, data is parallel loaded into the 8-bit shift register from the internal data bus and then shifted out serially to the MISO pin for application to the master device.



NOTES:

The \overline{SS} , SCK, MOSI and MISO are external pins which provide the following functions:

1. MOSI - Provides serial output to slave unit(s) when device is configured as a master. Receives serial input from master unit when device is configured as a slave unit.
2. MISO - Receives serial input from slave unit(s) when device is configured as a master. Provides serial output to master when device is configured as a slave unit.
3. SCK - Provides system clock when device is configured as a master unit. Receives system clock when device is configured as a slave unit.
4. \overline{SS} - Provides a logic low to select device for a transfer with a master device.

FIGURE 29. SERIAL PRIPHERAL INTERFACE BLOCK DIAGRAM

Figure 30 illustrates the MOSI, MISO, and SCK master-slave interconnections. Note that in Figure 30 the master \overline{SS} pin is tied to a logic high and the slave \overline{SS} pin is a logic low. Figure 27 provides a larger system connection for these same pins. Note that in Figure 27, all \overline{SS} pins are connected to a port pin of a master/slave device. In this case any of the devices can be a slave.




FIGURE 30. SERIAL PRIPHERAL INTERFACE MASTER-SLAVE INTERCONNECTION

REGISTERS

There are three register in the serial parallel interface which provide control, status, and data storage functions. These registers which include the serial peripheral control register (SPCR, location \$0A), serial peripheral status register (SPSR, location \$0B), and serial peripheral data I/O register (SPDR, location \$0C) are described below.

Serial Peripheral Control Register (SPCR)

7	6	5	4	3	2	1	0	
SPIE	SPE	-	MSTR	CPOL	CPHA	SPR1	SPR0	\$0A

The serial peripheral control register bits are defined as follows:

B7, SPIE When the serial peripheral interrupt enable is high, it allows the occurrence of a processor interrupt, and forces the proper vector to be loaded into the program counter if the serial peripheral status register flag bit (SPIF and/or MODE) is set to a logic one. It does not inhibit the setting of a status bit. The SPIE bit is cleared by reset.

B6, SPE When the serial peripheral output enable control bit is set, all output drive is applied to the external pins and the system is enabled. When the SPE bit is set, it enables the SPI system by connecting it to the external pins thus allowing it to interface with the external SPI bus. The pins that are defined as output depend on which mode (master or slave) the device is in. Because the SPE bit is cleared by reset, the SPI system is not connected to the external pins upon reset.

B4, MSTR The master bit determines whether the device is a master or a slave. If the MSTR bit is a logic zero it indicates a slave device and a logic one denotes a master device. If the master mode is selected, the function of the SCK pin changes from an input to an output and the function of the MISO and MOSI pins are reversed. This allows the user to wire device pins MISO to MISO, and MOSI to MOSI, and SCK to SCK without incident. The MSTR bit is cleared by reset; therefore, the device is always placed in the slave mode during reset.

B3, CPOL The clock polarity bit controls the normal or steady state value of the clock when data is not being transferred. The CPOL bit affects both the master and slave modes. It must be used in conjunction with the clock phase control bit (CPHA) to produce the wanted clock-data relationship between a master and a slave device. When the CPOL bit is a logic zero, it produces a steady state low value at the SCK pin of the master device. If the CPOL bit is a logic one, a high value is produced at the SCK pin of the master device when data is not being transferred. The CPOL bit is not affected by reset. Refer to Figure 28.

B2, CPHA The clock phase bit controls the relationship between the data on the MISO and MOSI pins and the clock produced or received at the SCK pin. This control has effect in both the master and slave modes. It must be used in conjunction with the clock polarity control bit (CPOL) to produce the wanted clock-data relation. The CPHA bit in general selects the clock edge which captures data and allows it to change states. It has its greatest impact on the first bit transmitted (MSB) in that it does or does not allow a clock transition before the first data capture edge. The CPHA bit is not affected by reset. Refer to Figure 28.

B1, SPR1 These two serial peripheral rate bits select one of four baud rates to be used as SCK if the device is a master; however they have no effect in the slave mode. The slave device is capable of shifting data in and out at a maximum rate which is equal to the CPU clock. A rate table is given below for the generation of the SCK from the master. The SPR1 and SPR0 bits are not affected by reset.

SPR1	SPR0	INTERNAL PROCESSOR CLOCK DIVIDE BY
0	0	2
0	1	4
1	0	16
1	1	32

Serial Peripheral Status Register (SPSR)

7	6	5	4	3	2	1	0	\$0B
SPIF	WCOL	-	MODF	-	-	-	-	

The status flags which generate a serial peripheral interface (SPI) interrupt may be blocked by the SPIE control bit in the serial peripheral control register. The WCOL bit does not cause an interrupt. The serial peripheral status register bits are defined as follows:

B7, SPIF The serial peripheral data transfer flag bit notifies the user that a data transfer between the device and an external device has been completed. With the completion of the data transfer, SPIF is set, and if SPIE is set, a serial peripheral interrupt (SPI) is generated. During the clock cycle that SPIF is being set, a copy of the received data byte in the shift register is moved to a buffer. When the data register is read, it is the buffer that is read. During an overrun condition, when the master device has sent several bytes of data and the slave device has not responded to the first SPIF, only the first byte sent is contained in the receiver buffer and all other bytes are lost.

The transfer of data is initiated by the master device writing its serial peripheral data register.

Clearing the SPIF bit is accomplished by a software sequence of accessing the serial peripheral status register while SPIF is set and followed by a write to or a read of the serial peripheral data register. While SPIF is set, all writes to the serial peripheral data register are inhibited until the serial peripheral status register is read. This occurs in the master device. In the slave device, SPIF can be cleared (using a similar sequence) during a second transmission; however, it must be cleared before the second SPIF in order to prevent an overrun condition. The SPIF bit is cleared by reset.

B6, WCOL The function of the write collision status bit is to notify the user that an attempt was made to write the serial peripheral data register while a data transfer was taking place with an external device. The transfer continues uninterrupted; therefore, a write will be unsuccessful. A "read collision" will never occur since the received data byte is placed in a buffer in which access is always synchronous with the MCU operation. If a "write collision" occurs, WCOL is set but no SPI interrupt is generated. The WCOL bit is a status flag only.

Clearing the WCOL bit is accomplished by a software sequence of accessing the serial peripheral status register while WCOL is set, followed by 1) a read of the serial peripheral data register prior to the SPIF bit being set, or 2) a read or write of the serial peripheral data regis-

ter after the SPIF bit is set. A write to the serial peripheral data register (SPDR) prior to the SPIF bit being set, will result in generation of another WCOL status flag. Both the SPIF and WCOL bits will be cleared in the same sequence. If a second transfer has started while trying to clear (the previously set) SPIF and WCOL bits with a clearing sequence containing a write to the serial peripheral data register, only the SPIF bit will be cleared.

A collision of a write to the serial peripheral data register while an external data transfer is taking place can occur in both the master mode and the slave mode, although with proper programming the master device should have sufficient information to preclude this collision.

Collision in the master device is defined as a write of the serial peripheral data register while the internal rate clock (SCK) is in the process of transfer. The signal on the \overline{SS} pin is always high on the master device.

A collision in a slave device is defined in two separate modes. One problem arises in a slave device when the CPHA control bit is a logic zero. When CPHA is a logic zero, data is latched with the occurrence of the first clock transition. The slave device does not have any way of knowing when that transition will occur; therefore, the slave device collision occurs when it attempts to write the serial peripheral data register after its \overline{SS} pin has been pulled low. The \overline{SS} pin of the slave device freezes the data in its serial peripheral data register and does not allow it to be altered if the CPHA bit is a logic zero. The master device must raise the \overline{SS} pin of the slave device high between each byte it transfers to the slave device.

The second collision mode is defined for the state of the CPHA control bit being a logic one. With the CPHA bit set, the slave device will be receiving a clock (SCK) edge prior to the latch of the first data transfer. This first clock edge will freeze the data in the slave device I/O register and allow the MSB onto the external MISO pin of the slave device. The \overline{SS} pin low state enables the slave device but the drive onto the MISO pin does not take place until the first data transfer clock edge. The WCOL bit will only be set if the I/O register is accessed while a transfer is taking place. By definition of the second collision mode, a master device might hold a slave device \overline{SS} pin low during a transfer of several bytes of data without a problem.

A special case of WCOL occurs in the slave device. This happens when the master device starts a transfer sequence (an edge on SCK for CPHA = 1; or an active \overline{SS} transition for CPHA = 0) at the same time the slave device CPU is writing to its serial peripheral interface data register.

In this case it is assumed that the data byte written (in the slave device serial peripheral interface) is lost and the contents of the slave device read buffer becomes the byte that is transferred. Because the master device receives back the last byte transmitted, the master device can detect that a fatal WCOL occurred.

Since the slave device is operating asynchronously with the master device, the WCOL bit may be used as an indicator of a collision occurrence. This helps alleviate the user from a strict real-time programming effort. The WCOL bit is cleared by reset.

B4, MODF The function of the mode fault flag is defined for the master mode (device). If the device is a slave device the MODF bit will be prevented from toggling from a logic zero to a logic one; however, this does not prevent the device from being in the slave mode with the MODF bit set. The MODF bit is normally a logic zero and is set only when the master device has its \overline{SS} pin pulled low. Toggling the MODF bit to a logic one affects the internal serial peripheral interface (SPI) system in the following ways:

1. MODF is set and SPI interrupt is generated if SPIE = 1.
2. The SPE bit is forced to a logic zero. This blocks all output drive from the device, disables the SPI system.
3. The MSTR bit is forced to a logic zero, thus forcing the device into the slave mode.

Clearing the MODF is accomplished by a software sequence of accessing the serial peripheral status register while MODF is set followed by a write to the serial peripheral control register. Control bit SPE and MSTR may be restored to their original set state during this cleared sequence or after the MODF bit has been cleared. Hardware does not allow the user to set the SPE and MSTR bit while MODF is a logic one unless it is during the proper clearing sequence. The MODF flag bit indicates that there might have been a multi-master conflict for system control and allows a proper exit from system operation to a reset or default system state. The MODF bit is cleared by reset.

Serial Peripheral Data I/O Register (SPDR)

7	6	5	4	3	2	1	0
Serial Peripheral Data I/O Register							

\$0C

The serial peripheral data I/O register is used to transmit and receive data on the serial bus. Only a write to this register will initiate transmission/reception of another byte and this will only occur in the master device. A slave device writing to its data I/O register will not initiate a transmission. At the completion of transmitting a byte of data, the SPIF status bit

is set in both the master and slave devices. A write or read of the serial peripheral data I/O register, after accessing the serial peripheral status register with SPIF set, will clear SPIF.

During the clock cycle that the SPIF bit is being set, a copy of the received data byte in the shift register is being moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read. During an overrun condition, when the master device has sent several bytes of data and the slave device has not internally responded to clear the first SPIF, only the first byte is contained in the receive buffer of the slave device; all others are lost. The user may read the buffer at any time. The first SPIF must be cleared by the time a second transfer of data from the shift register to the read buffer is initiated or an overrun condition will exist.

A write to the serial peripheral data I/O register is not buffered and places data directly into the shift register for transmission.

The ability to access the serial peripheral data I/O register is limited when a transmission is taking place. It is important to read the discussion defining the WCOL and SPIF status bit to understand the limits on using the serial peripheral data I/O register.

SERIAL PERIPHERAL INTERFACE (SPI) SYSTEM CONSIDERATIONS

There are two types of SPI systems; single master system and multi-master systems. Figure 27 illustrates a single master system and a discussion of both is provided below.

Figure 27 illustrates how a typical single master system may be configured, using a CDP68HC05 family device as the master and four CDP68HC05 family devices as slaves. As shown, the MOSI, MISO, and SCK pins are all wired to equivalent pins on each of the five devices. The master device generates the SCK clock, the slave devices all receive it. Since the CDP68HC05 master device is the bus master, it internally controls the function of its MOSI and MISO lines, thus writing data to the slave devices on the MOSI and reading data from the slave devices on the MISO lines. The master device selects the individual slave devices by using four pins of a parallel port to control the four \overline{SS} pins of the slave devices. A slave device is selected when the master device pulls its \overline{SS} pin low. The \overline{SS} pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices. Note that the slave devices do not have to be enabled in a mutually exclusive fashion except to prevent bus contention on the MISO line. For example, three slave devices, enabled for a transfer, are permissible if only one has the capability of being read by the master. An example of this is a write to several display drivers to clear a display with a single I/O operation. To ensure that proper data transmission is occurring between the master device and a slave device, the master device may have the slave device respond with a previously received data byte (this data byte could be inverted or at least be a byte that is different from the last one sent by the master device). The master device

will always receive the previous byte back from the slave device if all MISO and MOSI lines are connected and the slave has not written its data I/O register. Other transmission security methods might be defined using ports for handshake lines or data bytes with command fields.

A multi-master system may also be configured by the user. An exchange of master control could be implemented using a handshake method through the I/O ports or by an exchange of code messages through the serial peripheral interface system. The major device control that plays a part in this system is the MSTR bit in the serial peripheral control register and the MODF bit in the serial peripheral status register.

Effects of Stop and Wait Modes on the Timer and Serial Systems

INTRODUCTION

The STOP and WAIT instructions have different effects on the programmable timer, serial communications interface (SCI), and serial peripheral interface (SPI) systems. These different effects are discussed separately below.

STOP MODE

When the processor executes the STOP instruction, the internal oscillator is turned off. This halts all internal CPU processing including the operation of the programmable timer, serial communications interface, and serial peripheral interface. The only way for the MCU to "wake up" from the stop mode is by receipt of an external interrupt (logic low on \overline{IRQ} pin) or by the detection of a reset (logic low on \overline{RESET} pin or a power-on reset). The effects of the stop mode on each of the MCU systems (Timer, SCI, and SPI) are described separately.

Timer During Stop Mode

When the MCU enters the stop mode, the timer counter stops counting (the internal processor is stopped) and remains at that particular count value until the stop mode is exited by an interrupt (if exited by reset the counter is forced to \$FFFC). If the stop mode is exited by an external low on the \overline{IRQ} pin, then the counter resumes from its stopped value as if nothing had happened. Another feature of the programmable timer, in the stop mode, is that if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuitry is armed. This action does not set any timer flags or "wake up" the MCU, but when the MCU does "wake up" there will be an active input capture flag (and data) from that first valid edge which occurred during the stop mode. If the stop mode is exited by an external reset (logic low on \overline{RESET} pin), then no such input capture flag or data action takes place even if there was a valid input capture edge (at the TCAP pin) during the MCU stop mode.

SCI During Stop Mode

When the MCU enters the stop mode, the baud rate generator which drives the receiver and transmitter is shut down. This essentially stops all SCI activity. The receiver is unable

to receive and transmitter is unable to transmit. If the STOP instruction is executed during a transmitter transfer, that transfer is halted. When the stop mode is exited, that particular transmission resumes (if the exit is the result of a low input to the $\overline{\text{IRQ}}$ pin). Since the previous transmission resumes after an $\overline{\text{IRQ}}$ interrupt stop mode exit, the user should ensure that the SCI transmitter is in the idle state when the STOP instruction is executed. If the receiver is receiving data when the STOP instruction is executed, received data sampling is stopped (baud rate generator stops) and the rest of the data is lost. For the above reasons, all SCI transactions should be in the idle state when the STOP instruction is executed.

SPI During Stop Mode

When the MCU enters the stop mode, the baud rate generator which drives the SPI shuts down. This essentially stops all master mode SPI operation, thus the master SPI is unable to transmit or receive any data. If the STOP instruction is executed during an SPI transfer, that transfer is halted until the MCU exits the stop mode (provided it is an exit resulting from a logic low on the $\overline{\text{IRQ}}$ pin). If the stop mode is exited by a reset, then the appropriate control/status bits are cleared and the SPI is disabled. If the device is in the slave mode when the STOP instruction is executed, the slave SPI will still operate. It can still accept data and clock information in addition to transmitting its own data back to a master device.

At the end of a possible transmission with a slave SPI in the stop mode, no flags are set until a logic low $\overline{\text{IRQ}}$ input results in an MCU "wake up". Caution should be observed when

operating the SPI (as a slave) during the stop mode because none of the protection circuitry (write collision, mode fault, etc.) is active.

It should also be noted that when the MCU enters the stop mode all enabled output drivers (TDO, TCMP, MISO, MOSI, and SCK ports) remain active and any sourcing currents from these outputs will be part of the total supply current required by the device.

WAIT MODE

When the MCU enters the wait mode, the CPU clock is halted. All CPU action is suspended; however, the timer, SCI, and SPI systems remain active. In fact an interrupt from the timer, SCI, or SPI (in addition to a logic low on the $\overline{\text{IRQ}}$ or $\overline{\text{RESET}}$ pins) causes the processor to exit the wait mode. Since the three systems mentioned above operate as they do in the normal mode, only a general discussion of the wait mode is provided below.

The wait mode power consumption depends on how many systems are active. The power consumption will be highest when all the systems (timer, TCMP, SCI, and SPI) are active. The power consumption will be the least when the SCI and SPI systems are disabled (timer operation cannot be disabled in the wait mode). If a non-reset exit from the wait mode is performed (i.e., timer overflow interrupt exit), the state of the remaining systems will be unchanged. If a reset exit from the wait mode is performed all the systems revert to the disabled reset state.

November 1994

8-Bit Microcontroller

Features

- Typical Power
 - ▶ Operating 17.5mW
 - ▶ WAIT 8mW
 - ▶ STOP 10.0µW
- Fully Static Operation
- On-Chip RAM 96 Bytes
- On-Chip ROM 2176 Bytes
- I/O Lines
 - ▶ Bidirectional I/O Lines 28
 - ▶ Input Only Lines 3
- Programmable Open Drain Output Lines 12
- On-Chip Oscillator for Timer
- Internal 16-Bit Timer
- Serial Peripheral Interface (SPI)
- External (IRQ), Timer, Port B and Serial Interrupts
- Self Check Mode
- Single 2.5V to 6V Supply (2V Data Retention Mode)
- RC or Crystal On-Chip Oscillator
- 8x8 Multiply Instruction
- True Bit Manipulation
- Indexed Addressing for Tables
- Memory Mapped I/O

General

The CDP68HC05D2 Microcontroller Unit (MCU) belongs to the CDP6805 Family of Microcontrollers. This 8-bit MCU contains on-chip oscillator, CPU, RAM, ROM, I/O, and Timer. The fully static design allows operation at frequencies down to DC, further reducing its already low power consumption. It is a low power processor designed for low end to mid range applications in the telecommunications, consumer, automotive and industrial markets where very low power consumption constitutes an important factor.

The CDP68HC05D2 is supplied in a 40 lead hermetic dual-in-line sidebraced ceramic package (D suffix), a 40 lead

dual-in-line plastic package (E suffix), a 44 lead plastic chip carrier (N suffix), and a 44 lead metric plastic quad flatpack (Q suffix).

Functional Pin Descriptions

VDD and VSS

Power is supplied to the MCU using these two pins. VDD is power and VSS is ground.

N.C.

The pin labelled N.C. should be left disconnected.

IRQ (Maskable Interrupt Request)

IRQ is a programmable option which provides two different choices of interrupt triggering sensitivity. These options are:


1. Negative edge sensitive triggering only, or
2. Both negative edge sensitive and level sensitive triggering.

In the latter case, either type of input to the IRQ pin will produce the interrupt. The MCU completes the current instruction before it responds to the interrupt request. When the IRQ pin goes low for at least one t_{LH} , a logic one is latched internally to signify that an interrupt has been requested. When the MCU completes its current instruction, the interrupt latch is tested. If the interrupt latch contains a logic one, and the interrupt mask bit (1 bit) in the condition code register is clear, the MCU then begins the interrupt sequence. If the option is selected to include level sensitive triggering, then the IRQ input requires an external resistor to VDD for "wire-OR" operation. See the INTERRUPTS information for more detail.


RESET

The RESET input is not required for startup but can be used to reset the MCU internal state and provide an orderly software startup procedure. Refer to the RESETS information for a detailed description.

Pinouts 40 LEAD CERAMIC SIDEBRAZE DIP



44 LEAD PLASTIC CHIP CARRIER



NOTE: 44 LEAD METRIC PLASTIC QUAD FLATPACK TBD

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

File Number **1557.2**

Copyright © Harris Corporation 1994

CDP68HC05D2




Fig. 1 — CDP68HC05D2 CMOS microcomputer block diagram.

2
MICRO-CONTROLLERS

TCAP

The TCAP input controls the input capture feature for the on-chip programmable timer system. Refer to the INPUT CAPTURE REGISTER section for additional information.

TCMP

The TCMP pin (35) provides an output for the output compare feature of the on-chip timer system. Refer to the OUTPUT COMPARE REGISTER section for additional information.

OSC1, OSC2

The CDP68HC05D2 can be configured to accept either a crystal input or an RC network to control the internal oscillator. This option is mask selectable. The internal clocks are derived by a divide-by-two of the internal oscillator frequency (f_{osc}).

CRYSTAL. (CRYSTAL OPTION*)

The circuit shown in Fig. 2(b) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for f_{osc} in the control timing charts. Use of an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to the Electrical Characteristics Table.

* Internal oscillator input mask options

CERAMIC RESONATOR (CRYSTAL OPTION*)

A ceramic resonator may be used in place of the crystal in cost-sensitive applications. The circuit in Fig. 2(b) is recommended when using a ceramic resonator. Fig. 2(a) lists the recommended capacitance and feedback resistance values. The manufacturer of the particular ceramic resonator being considered should be consulted for specific information.

RC. (RESISTOR OPTION*)

If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Fig. 2(d).

EXTERNAL CLOCK.

An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Fig. 2(e). An external clock may be used with either the RC or crystal oscillator option, however, the crystal option is recommended to reduce loading on the external clock source. The t_{OXOV} or t_{LCH} specifications do not apply when using an external clock input. The equivalent specification of the external clock should be used in lieu of t_{OXOV} or t_{LCH} .

PA0-PA7

These eight I/O input comprise port A. The state of any pin is software programmable and all port A lines are configured as input during power-on or reset. These lines are open drain software programmable. Refer to INPUT/OUTPUT PROGRAMMABLE information below for a detailed description of I/O programming.

CDP68HC05D2


Crystal

	2 MHz	4 MHz	Units
$R_{S_{MAX}}$	400	75	Ω
C_0	5	7	pF
C_1	0.008	0.012	μF
C_{OSC1}	15-40	15-30	pF
C_{OSC2}	15-30	15-25	pF
R_P	10	10	M Ω
Q	30	40	K


Ceramic Resonator

	2-4 MHz	Units
R_s (typical)	10	Ω
C_0	40	pF
C_1	4.3	pF
C_{OSC1}	30	pF
C_{OSC2}	30	pF
R_P	1-10	M Ω
Q	1250	—


(a) Crystal/Ceramic Resonator Parameters




(b) Crystal Oscillator Connections



(c) Equivalent Crystal Circuit



(d) RC Oscillator Connections



(e) External Clock Source Connections

92CS-39366

Fig. 2 — Oscillator Connections

PB0-PB7

These eight lines comprise port B. The state of any pin is software programmable and all port B lines are configured as input during power-on or reset. These lines may be configured to generate interrupts. Refer to port B interrupt section. Refer to INPUT/OUTPUT PROGRAMMING paragraph below for a detailed description of I/O programming.

PC0-PC7

These eight lines comprise port C. The state of any pin is software programmable and all port C lines are configured as input during power-on or reset. Refer to INPUT/OUTPUT PROGRAMMING paragraph below for a detailed description of I/O programming.

PD0-PD5, PD7

These seven lines comprise Port D. Four pins (PD2-PD5) are individually programmable as either inputs or outputs. PD7 is always an input line. PD0-PD5 lines are set as inputs on power-on or reset. The enabled Timer and SPI special functions listed below affect the pins on this port. PD0-PD1 (referred to as TOSC1, TOSC2) are used to control the oscillator for the timer in the external clock mode. If the external clock mode is not used, these pins are configured as inputs only. See sections EXTERNAL TIMER OSCILLATOR and SPECIAL PURPOSE PORT. MOSI is the SPI Serial Data Output (in Master Mode) MISO is the SPI Serial Data Input (in Master Mode). SCK is the clock for the SPI (configured as output in the Master Mode). SS is the Slave Select input for the SPI.

Note: It is recommended that all unused inputs (except OSC2) and I/O ports configured as inputs be tied to an appropriate logic level (e.g. either V_{DD} or V_{SS}).

Parallel I/O

The I/O register section is found in the first 32 bytes of memory and includes the following:

- Three programmable parallel ports (Ports A, B, and C).
- One port (Port D) with three input lines and four programmable lines which share its external pins with Serial Peripheral Interface (SPI) and Timer functions.

The general memory arrangement for each system has a control register, followed by a status register, followed by a data register. A CPU read of any undefined/unused bits will obtain a value of "0". The register assignment may be found in Table II.

Input/Output Programming

Parallel Ports

Ports A, B, and C may be programmed as an input or an output under software control. The direction of the pins is determined by the state of the corresponding bit in the port data direction register (DDR). Each 8-bit port has an associated 8-bit data direction register. Any port A, port B, or port C pin is configured as an output if its corresponding DDR bit is set to a logic one. A pin is configured as an input if its corresponding DDR bit is cleared to a logic zero. At power-on or reset all DDRs are cleared, which configure all port A, B, and C pins as inputs. The data direction registers are capable of being written to or read by the processor.

Refer to Fig. 3 and Table I. During the programmed output state, a read of the data register actually reads the value of the output data latch and not the I/O pin.

As an option for Port A, the eight Port A outputs (PA0-PA7) can be programmed to be open drain outputs when bit 0 in the Special Port Control/Status register is set and their DDR bits are set. Also, the setting of the "Wired-OR" Mode (WOM) bit in the SPI Control Register will cause Port D lines 2-5 (when programmed as outputs) to be open drain.

SPECIAL PURPOSE PORT

Port D contains four individually programmable bi-directional lines (PD2-PD5) and three input lines (PD0, PD1, and PD7). The direction of the four bi-directional lines is determined by the state of the data direction register (DDR). Each of these four lines has an associated DDR bit. The validity of a port bit is determined by whether the SPI system and external timer oscillator are enabled or disabled. When the SPI system is disabled, lines PD2-PD5 behave as normal I/O lines and the corresponding DDR bits determine whether the lines are inputs or outputs. Lines PD0 and PD1 are inputs when the external timer oscillator is not used. However, once the external timer oscillator has been enabled, PD1 will become an output-only line until the processor is reset.

A write to bits 0, 1, 6, and 7 of the Port D Data Direction Register will have no effect. A read of DDR bits 0, 1, 6, and 7 will always return zeros.

Note: When using the Serial Peripheral Interface (SPI), bit 5 of Port D is dedicated as the Slave Select (SS) input when the SPI system is enabled. In SPI Slave Mode, DDR bit 5 has no meaning or effect. In SPI Master Mode, DDR bit 5 determines whether Port D bit 5 is an error detect input to the SPI (DDR bit clear) or a general purpose output line (DDR bit set).

For bits 2, 3, and 4 (MISO, MOSI, and SCK), if the SPI is enabled and expects the bit to be an input, it will be an input regardless of the state of the DDR bit. If the SPI is enabled and expects the bit to be an output, it will be an output ONLY if the DDR bit is set.

Memory

The CDP68HC05D2 has a total address space of 8192 bytes. The address map is shown in Fig. 4. The CDP68HC05D2 has implemented 2550 bytes of the address locations.

The first 256 bytes of memory (page zero) is comprised of the I/O port locations, timer locations, 128 bytes of ROM and 96 bytes of RAM. The next 2048 bytes comprise the user ROM. The 16 highest address bytes contain the reset and interrupt vectors.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power-up, the stack pointer is set to \$00FF and it is decremented as data is pushed on the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 64 bytes of RAM is available for stack usage. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage. See Fig. 4 for details on stacking order.





Fig. 3 - Typical Parallel Port I/O Circuitry

Table I - I/O Pin Functions

R/ \bar{W} *	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

*R/ \bar{W} is an internal signal.

CDP68HC05D2



2
MICRO-CONTROLLERS

Fig. 4 - Address Map

92CS-38118R2

Table II — CDP68HC05D2 I/O Registers

ADDRESS	DATA									DATA								
\$0000-\$001F	7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0	
00 Port A Data									10	Unused								
01 Port B Data									11	Unused								
02 Port C Data									12	Timer Control	ICIE	OCIE	TOIE	EOE	ECC		IEDG	OLVL
03 Port D Data									13	Timer Status	ICF	OCF	TOF					
04 Port A DDR									14	Capture High								
05 Port B DDR									15	Capture Low								
06 Port C DDR									16	Compare High								
07 Port D DDR									17	Compare Low								
08 Unused									18	Counter High								
09 Unused									19	Counter Low								
0A SPI Control	SPIE	SPE	DWOM	MSTR	CPOL	CPHA	SPR1	SPRO	1A	Dual TM High								
0B SPI Status	SPIF	WCOL		MODF					1B	Dual TM Low								
0C SPI Data									1C	Unused								
0D Unused									1D	Unused								
0E Unused									1E	Special Port Cntl/STAT	PBIF				DLY	PBIE	PAOD	
0F Unused									1F	Unused								

* = dedicated as TCMP output
 -- = unused bits

CDP68HC05D2





Fig. 5 - Programming model.



Note: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 6 - Stacking order.

CPU Registers

The CDP68HC05D2 CPU contains five registers, as shown in the programming model of Fig. 5. The interrupt stacking order is shown in Fig. 6.

Accumulator (A)

The accumulator is an 8-bit general-purpose register used to hold operands, results of the arithmetic calculations, and data manipulations.

Index Register (X)

The x register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit value which is used to create an effective address. The index register is also used for data manipulations with the read-

modify-write type of instructions and as a temporary storage register when not performing addressing operations.

Program Counter (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed by the processor.

Stack Pointer (SP)

The stack pointer is a 13-bit register containing the address of the next free locations on the push-down/pop-up stack. When accessing memory, the seven most significant bits are permanently configured to 0000011. These seven bits are appended to the six least significant register bits to produce an address within the range of \$00FF to \$00C0. The

stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a reset stack pointer (RSP), instruction, the stack pointer is set to its upper limit (\$00FF). Nested interrupt and/or subroutines may use up to 64 (decimal) locations. When the 64 locations are exceeded, the stack pointer wraps around and points to its upper limit (\$00FF), losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five RAM bytes.

Condition Code Register (CC)

The condition code register is a 5-bit register which indicates the results of the instruction just executed as well as the state of the processor. These bits can be individually tested by a program and specified action taken as a result of their state. Each bit is explained in the following paragraphs.

HALF CARRY BIT (H).

The H bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H bit is useful in binary-coded decimal subroutines.

INTERRUPT MASK BIT (I).

When the I bit is set, all interrupts are disabled. Clearing this bit enables the interrupts. If an external interrupt occurs while the I bit is set, the interrupt is latched and is processed after the I bit is next cleared; therefore, no interrupts are lost because of the I bit being set. An internal interrupt can be lost if it is cleared while the I bit is set (refer to PROGRAMMABLE TIMER, SERIAL PERIPHERAL INTERFACE, and PORT B INTERRUPT sections for more information).

NEGATIVE (N).


When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logic one).

ZERO (Z).

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is zero.

CARRY/BORROW (C).

Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.



NOTE:
THE RC OSCILLATOR OPTION MAY ALSO BE USED IN THIS CIRCUIT

Fig. 7 - Self-Check Circuit Schematic Diagram

Self-Check

The CDP68HC05D2 contains in mask ROM address locations \$1F00 to \$1FEF, a program designed to check the part's integrity with a minimum of support hardware. The self-check capability of the CDP68HC05D2 MCU provides an internal check to determine if the device is functional. Self-check is performed using the circuit shown in the schematic diagram of Fig. 7. As shown in the diagram, port C pins PC0-PC3 are monitored (light-emitting diodes are shown but other devices could be used) for the self-check results. The self-check mode is entered by applying a 9Vdc input (through a 4.7 kilohm resistor) to the \overline{IRQ} pin (2), a 5Vdc input (through a 10-kilohm resistor) to the TCAP pin (37), a 5Vdc input (through a 10K resistor) to Port B, bit 2 (pin 14), and then depressing the reset switch to execute a reset. After reset, the following six tests are performed automatically:

- I/O — Functionally exercises ports A, B, and C
- RAM — Counter test for each RAM byte
- Timer — Tracks counter register and checks OCF flag
- ROM — Exclusive OR with odd ones parity result
- SPI — Transmission test with check for SPIF, WCOL, and MODF flags
- INTERRUPTS — Tests external, timer, Port B and SPI interrupts.

Self-check results (using LEDs as monitors) are shown in Table III. The following subroutines are available to user programs and do not require any external hardware.

Table III. Self-Check Results

PC3	PC2	PC1	PC0	Remarks
1	0	0	1	Bad I/O
1	0	1	0	Bad RAM
1	0	1	1	Bad Timer
1	1	0	0	Bad Port D and/or Timer Oscillator
1	1	0	1	Bad ROM
1	1	1	0	Bad SPI
1	1	1	1	Bad Interrupts or \overline{IRQ} Request
Flashing				Good Device
All Others				Bad Device, Bad Port C, etc.

0 indicates LED on; 1 indicates LED is off.

TIMER TEST SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. This subroutine is called at location \$1F0E. The output compare register is first set to the current timer state. Because the timer is free-running and has only a divide-by-four prescaler, each timer count cannot be tested. The test reads the timer once every 10 counts (40 cycles) and checks for correct counting. The test tracks the counter until the timer wraps around, triggering the output compare flag in the timer status register. RAM locations \$00A0 and \$00A1 are overwritten. Upon return to the user's program, X=40. If the test passed, A=0.

ROM CHECKSUM SUBROUTINE

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. This subroutine is called at location \$1F93 with RAM location \$00A3 equal to \$01 and A = 0. A short routine is set up and executed in RAM

to compute a checksum of the entire ROM pattern. Upon return to the user's program, X=0. If the test passed, A=0. RAM locations \$00A0 through \$00A3 are overwritten.

RESETS

The CDP68HC05D2 has two reset modes: an active low external reset pin (\overline{RESET}) and a power-on reset function; refer to Fig. 8.

\overline{RESET} Pin

The \overline{RESET} input pin is used to reset the MCU to provide an orderly software startup procedure. When using the external reset mode, the \overline{RESET} pin must stay low for a minimum of one and one-half t_{cyc} . The \overline{RESET} pin contains an internal Schmitt Trigger as part of its input to improve noise immunity.

Power-On-Reset

The power-on reset occurs when a positive transition is detected on V_{DD} . The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for power-down reset. The power-on circuitry provides for a delay from the time that the oscillator becomes active upon power-up or when exiting the STOP mode.

Associated with the mask programmable CPU oscillator option in the D2 is a mask option for controlling the timeout which occurs at power-on or when exiting the STOP mode. The user has a mask option of selecting a 4064 t_{cyc} delay (which is required for the on-chip crystal oscillator) or a 2 cycle timeout permitting faster startups with the RC oscillator mask option or external oscillator.


To permit use of an external oscillator with crystal mask option and a two cycle delay when exiting from STOP, bit 2 (DLY) of the Special Port Control/Status Register (memory location \$001E), when set, will override the 4064 cycle mask-programmable delay and force a two cycle timeout. Since this bit is reset at power-on, the power-on delay will remain as mask-programmed.

If the external \overline{RESET} pin is low at the end of the delay timeout, the processor remains in the reset condition until the \overline{RESET} goes high. Table IV shows the actions of the two resets on internal circuits, but not necessarily in order of occurrence.

Interrupts

Systems often require that normal processing be interrupted so that some external event may be serviced. The CDP68HC05D2 may be interrupted by one of five different methods: either one of four maskable hardware interrupts (\overline{IRQ} , SPI, PBINT, or Timer) and one non-maskable software interrupt (SWI). Interrupts such as Timer and SPI have several flags which will cause the interrupt. Generally, interrupt flags are located in read-only status registers, while their equivalent enable bits are located in associated control registers. If the enable bit is a logic zero it blocks the interrupt from occurring but does not inhibit the flag from being set. Reset clears all enable bits to preclude interrupts during the reset procedure.

The general sequence for clearing an interrupt is a software sequence of first accessing the status register while the interrupt flag is set, followed by a read or write of an associated register. When any of these interrupts occur, and if the enable bit is a logic one, normal processing is suspended at the end of the current instruction execution. Interrupts cause the processor registers to be saved on the stack (see Fig. 6) and the interrupt mask (1 bit) set to prevent



- * INTERNAL TIMING SIGNAL AND BUS INFORMATION NOT AVAILABLE EXTERNALLY.
 - ** OSC1 LINE IS NOT MEANT TO REPRESENT FREQUENCY. IT IS ONLY USED TO REPRESENT TIME.
 - *** THE NEXT RISING EDGE OF THE INTERNAL PROCESSOR CLOCK FOLLOWING THE RISING EDGE OF \overline{RESET} INITIATES THE RESET SEQUENCE.
 - **** DELAY IS MASK PROGRAMMABLE. (REFER TO THE SECTION DESCRIBING POWER-ON-RESET IN THE RESETS INFORMATION OF THIS DATA SHEET).
- 92CM-39377

Fig. 8 - Power-On Reset and \overline{RESET}

Table IV. Reset Action on Internal Circuit

Condition
Timer Prescaler reset to zero state Timer counter configured to \$FFFF Timer output compare (TCMP) bit reset to zero All timer interrupt enable bits cleared (ICIE, OCIE, and TOIE) to disable timer interrupts. The OLVL timer bit is also cleared by reset. All data direction registers cleared to zero (input) Configure stack pointer to \$00FF Force internal address bus to restart vector (\$1FFE-\$1FFF) Set I bit in condition code register to a logic one Clear STOP latch* Clear external interrupt latch Clear WAIT latch Disable SPI (serial output enable control bit SPE=0). Other SPI bits cleared by reset include: SPIE, MSTR, SPIF, WCOL, and MODF. Clear serial interrupt enable bit Place SPI system in slave mode (MSTR=0) External timer oscillator disabled and 3-stated CPU oscillator connected to timer Reset Port B interrupt enable DWOM bit reset PAOD bit reset Reset DLY bit in special control/status register

*Indicates that timeout still occurs with \overline{RESET} pin

additional interrupts. The appropriate interrupt vector then points to the starting address of the interrupt service routine (refer to Fig. 4 for vector location). Upon completion of the interrupt service routine, the RTI instruction (which is normally a part of the service routine) causes the register contents to be recovered from the stack followed by a return to normal processing. The stack order is shown in Fig. 6.

Note: The interrupt mask bit (I bit) will be cleared upon returning from the interrupt if and only if the corresponding bit stored in the stack is zero. The priority of the various interrupts is as follows (highest priority to lowest priority):

RESET → * → EXT INT → TIMER → SPI → Port B

*is any instruction or the SWI service routine.

A discussion of interrupts, plus a table listing vector addresses for all interrupts including reset, in the CDP68HC05D2 is provided in Table V.

Table V. Vector Address for Interrupts and Reset

Register	Flag Name	Interrupts	CPU Interrupt	Vector Address
N/A	N/A	Reset	RESET	\$1FFE-\$1FFF
N/A	N/A	Software	SWI	\$1FFC-\$1FFD
N/A	N/A	External Interrupt	IRQ	\$1FFA-\$1FFB
Timer Status	ICF	Input Capture	TIMER	\$1FF8-\$1FF9
	OCF	Output Compare		
	TOF	Timer Overflow		
		Transfer Complete	SPI	
SPI Status	SPIF	Mode Fault		\$1FF4-\$1FF5
Special Port c/s	MODF			
	PBIF	Port B	PB	\$1FF2-\$1FF3

Hardware Controlled Interrupt Sequence

The following three functions (RESET, STOP, and WAIT) are not in the strictest sense an interrupt; however, they are acted upon in a similar manner. Flowcharts for hardware interrupts are shown in Fig. 9, and for STOP and WAIT are provided in Fig. 10. A discussion is provided below:

- A low input on the RESET input pin causes the program to vector to its starting address which is specified by the contents of memory locations \$1FFE and \$1FFF. The I bit in the condition code register is also set. Much of the MCU is configured to a known state during this type of reset as previously described in the RESET paragraph.
- STOP — The STOP instruction causes the oscillator to be turned off and the processor to “sleep” until an external interrupt (IRQ), Port B interrupt, Timer interrupt (if using an external timer clock), or RESET occurs.
- WAIT — The WAIT instruction causes all processor clocks to stop, but leaves the Timer and SPI clocks running. This “rest” state of the processor can be cleared by reset, an external interrupt (IRQ), Timer interrupt, SPI interrupt, or Port B interrupt. There are no special wait vectors for these individual interrupts.

Software Interrupt (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask (I bit) in the condition code register. The interrupt service routine address is specified by the contents of memory location \$1FFC and \$1FFD.


External Interrupt

If the interrupt mask (I bit) of the condition code register has been cleared and the external interrupt pin (IRQ) has gone low, then the external interrupt is recognized. When the interrupt is recognized, the current state of the CPU is pushed onto the stack and the I bit is set. This masks further interrupts until the present one is serviced. The interrupt service routine address is specified by the content of memory location \$1FFA and \$1FFB. Either a level-sensitive and negative edge-sensitive trigger, or a negative edge-sensitive only trigger are available as a mask option. Fig. 11 shows both a functional and mode timing diagram for the interrupt line. The timing diagram shows two different treatments of the interrupt line (IRQ) to the processor. The first method shows single pulses on the interrupt line

spaced far enough apart to be serviced. The minimum time between pulses is a function of the number of cycles required to execute the interrupt service routine plus 21 cycles. Once a pulse occurs, the next pulse should not occur until the MCU software has exited the routine (an RTI occurs). The second configuration shows several interrupt lines "wire-ORed" to form the interrupts at the processor.


Thus, if after servicing one interrupt the interrupt line remains low, then the next interrupt is recognized.

Note: The internal interrupt latch is cleared in the first part of the service routine, therefore, one (and only one) external interrupt pulse could be latched during t_{LIL} and serviced as soon as the I bit is cleared.



92CM-39385

Fig. 9 - Hardware Interrupt Flowchart



*DELAY IS PROGRAMMABLE AS 4064 OR 2 MACHINE CYCLES.

92CL - 39386

Fig. 10 - STOP/WAIT Flowcharts

Timer Interrupt


There are three different timer interrupt flags that will cause a timer interrupt whenever they are set and enabled. These three interrupt flags are found in the three most significant bits of the timer status register (TSR, location \$13) and all three will vector to the same interrupt service routine (\$1FF8-\$1FF9). The three timer interrupt conditions are timer overflow, output compare, and input capture.

All interrupt flags have corresponding enable bits (ICIE, OCIE, and TOIE) in the timer control register (TCR, location \$12). Reset clears all enable bits, thus preventing an interrupt from occurring during the reset period. The actual processor interrupt is generated only if the I bit in the condition code register is also cleared. When the interrupt is recognized, the current machine state is pushed onto the stack and I bit is set. This masks further interrupts until the present one is serviced. The interrupt service routine address is specified by the contents of memory location \$1FF8


and \$1FF9. The general sequence for clearing an interrupt is a software sequence of accessing the status register while the flag is set, followed by a read or write of an associated register. Refer to the PROGRAMMABLE TIMER section for additional information about the timer circuitry.

Serial Peripheral Interface (SPI) Interrupts

An interrupt in the serial peripheral interface (SPI) occurs when one of the interrupt flag bits in the serial peripheral status register (Location \$0B) is set, provided the I bit in the condition code register is clear and the enable bit in the serial peripheral control register (location \$0A) is enabled. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the condition code register is set. This masks further interrupts until the present one is serviced. The SPI interrupt causes the program counter to vector to memory location \$1FF4 and \$1FF5 which contains the starting address of the interrupt



(a) Interrupt Function Diagram



(b) Interrupt Mode Diagram

Fig. 11 - External Interrupt

service routine. Software in the serial peripheral interrupt service routine must determine the priority and cause of the SPI interrupt by examining the interrupt flag bits located in the SPI status register. The general sequence for clearing an interrupt is a software sequence of accessing the status register while the flag is set, followed by a read or write of an associated register. Refer to SERIAL PERIPHERAL INTERFACE section for a description of the SPI system and its interrupts.

Port B Interrupt

A Port B interrupt will occur when any one of the eight port lines (PB0-PB7) is pulled to a low level, provided the interrupt mask bit of the condition code register is clear and the enable bit (Bit 1) in the Special Port control register (Memory location \$001E) is enabled. Before enabling Port B interrupts, PB0 through PB7 should be programmed as inputs, i.e., their corresponding DDR bits must be 0.

2
MICRO-CONTROLLERS

A Port B interrupt will set the Port B interrupt flag (PBIF) located in the Special Port Control/Status register (bit 7), cause the current state of the machine to be pushed onto the stack, and set the I-bit in the condition code register. This masks further interrupts until the present one is serviced. The Port B interrupt causes the Program Counter to vector to memory locations \$1FF2 and \$1FF3 which contain the starting address of the interrupt service routine. To clear a Port B interrupt, the user must read the Special Port Control/Status register followed by a read of Port B.

The purpose of this interrupt is to provide easy use of the PB0-PB7 lines as sensor inputs, such as in keyboard scanning. For systems where the keyboard response is not interrupt driven, this interrupt can be disabled. Programming any of these lines as outputs inhibits them from generating an interrupt.

Port B interrupts will cause an exit from the stop mode provided that the Port B interrupt enable bit is set. Port B interrupt vector is located at \$1FF2, \$1FF3.




Fig. 12 - Keyboard interface.

PROGRAMMABLE TIMER

The programmable timer, which is preceded by a fixed divide-by-four prescaler, can be used for many purposes, including input waveform measurements while simultaneously generating an output waveform. Pulse widths can vary from several microseconds to many seconds. A block diagram of the timer is shown in Fig. 15 and timing diagrams are shown in Figs. 16 through 19.

Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.

Note: The I bit in the condition code register should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur. This prevents interrupts from occurring between the time that the high and low bytes are accessed.

STOP Instruction

The STOP instruction places the CDP68HC05D2 in its lowest power consumption mode. In the STOP mode the internal oscillator is turned off, causing all internal processing to be halted; refer to Fig. 10. During the STOP mode, the I bit in the condition code register is cleared to enable external interrupts. All other registers and memory remain unaltered and all input/output lines remain unchanged. This continues until an external interrupt (\overline{IRQ}), port B interrupt, external timer oscillator interrupt, or reset is sensed, at which time the internal oscillator is turned on. These interrupts cause the program counter to vector to their respective interrupt vector locations (\$1FFA and \$1FFB, \$1FF2 and \$1FF3, \$1FF8 and \$1FF9, and \$1FFE and \$1FFF, respectively) which contain the starting addresses of the interrupt service routines.

WAIT Instruction

The WAIT instruction places the CDP68HC05D2 in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock remains active, and all CPU processing is stopped; however, the programmable timer and serial peripheral interface systems remain active. Refer to Fig. 10. During the WAIT mode, the I bit in the condition code register is cleared to enable all interrupts. All other registers and memory remain unaltered and all parallel input/output lines remain unchanged. This continues until any interrupt or reset is sensed. At this time the program counter vectors to the memory location (\$1FF2 through \$1FFF) which contains the starting address of the interrupt or reset service routine.

Data Retention Mode

The contents of RAM and CPU registers are retained at supply voltages as low as 2 Vdc. This is referred to as the data retention mode, where the data is held, but the device is not guaranteed to operate.

The programmable timer capabilities are provided by using the following ten addressable 8-bit registers (note the high and low represent the significance of the byte). A description of each register is provided in the following pages.

- Timer Control Register (TCR) location \$12,
- Timer Status Register (TSR) location \$13,
- Input Capture High Register location \$14,
- Input Capture Low Register location \$15,
- Output Compare High Register location \$16,
- Output Compare Low Register location \$17,
- Counter High Register location \$18,
- Counter Low Register location \$19,
- Alternate Counter High Register location \$1A, and
- Alternate Counter Low Register location \$1B.

External Timer Oscillator

In addition to clocking the CDP68HC05D2's internal 16-bit timer with the CPU clock, a separate oscillator circuit may

be used by connecting an RC or crystal circuit to pins 29 and 30 (TOSC1 and TOSC2). The circuits shown in Figs. 13(b) and 13(c) are recommended when using a crystal. This oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for f_{TOSC} in the Control Timing Tables at the end of this specification. See Fig. 13(a) for the RC circuit.

When not using the external timer oscillator feature these pins function as input lines. However, once the external timer oscillator has been enabled, PD1 will become an output only line until the processor is reset.


The EOE (External Oscillator Enable bit 4) and ECC (External Clock Connect bit 3) bits in the Timer Control Register control the external timer oscillator. If bit 3 (ECC) in the timer control register is set, the internal clock input to the timer is disabled and the clock to the timer is connected to the external timer oscillator. This clock can be either a crystal or RC oscillator. Since this mode of operation permits the timer to continue running when the CPU is in the stop mode, timer interrupts, if enabled, will still occur and can be used to exit from the stop mode. Fig. 14 shows the timer oscillator controls. The frequency of the external oscillator must be less than one-quarter the CPU oscillator frequency.

The procedures for using this circuit are:

- Crystal Oscillator Operation — First set the EOE bit to start the crystal oscillating. When oscillation has stabilized, the ECC bit can be set to begin clocking the timer with the external timer oscillator. This time delay may vary depending upon crystal frequency and manufacturer.
- RC Oscillator Operation — When it is desired to clock the timer from an RC timer oscillator, set both the EOE and the ECC bits at the same time in order to keep power consumption minimal.
- No external timer oscillator being used — If the EOE bit is never set, the oscillator will remain in its high impedance state allowing its pins to be used as PD0 and PD1 input lines. In this case, these pins function as normal inputs and should not be left floating.
- Timer Oscillator used for event counting — Set both the EOE and ECC bits and drive the timer oscillator input pin with the event signal which is to be counted. If EOE remains reset and only ECC is set, the event signal can be connected to the timer oscillator output pin, and the input can be used as a Port D input line.

Fig. 13 - External Timer Oscillator Connections

(a) RC Oscillator Connections



(b) Crystal Oscillator connections for crystal speeds above approx. 400 KHz. The C_{in} and C_{out} values may vary depending upon crystal manufacturer.

(c) Crystal Oscillator connections for crystal speeds below approx. 400 KHz. The C_{in} , C_1 , and R_1 values shown work well for most 32.768 KHz crystals; however, sizes may vary depending upon crystal frequency and manufacturer.






Fig. 14 - External Timer Oscillator Controls

CDP68HC05D2



92CM-39388


Fig. 15 - Programmable Timer Block Diagram



NOTE:
THE COUNTER REGISTER AND TIMER CONTROL REGISTER ARE THE ONLY ONES
AFFECTED BY RESET.

92CM-39380

Fig. 16 - Timer State Timing Diagram For Reset



NOTE:
IF THE INPUT EDGE OCCURS IN THE SHADED AREA FROM ONE TIMER STATE T10 TO THE
OTHER TIMER STATE T11, THE INPUT CAPTURE FLAG IS SET DURING THE NEXT STATE
T11.

92CM-39381

Fig. 17 - Timer State Timing Diagram For Input Capture

CDP68HC05D2




Fig. 18 - Timer State Timing Diagram For Output Compare




Fig. 19 - Timer State Diagram For Timer Overflow

Counter

The key element in the programmable timer is a 16-bit free-running counter, or counter register, preceded by a prescaler which divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal processor clock is 2.0 MHz. The counter is clocked to increasing values during the low portion of the internal processor clock. Software can read the counter at any time without affecting its value.

The double-byte free-running counter can be read from either of two locations \$18-\$19 (called counter register at this location), or \$1A-\$1B (counter alternate register at this location). A read sequence containing only a read of the least significant byte of the free-running counter (\$19, \$1B) will receive the count value at the time of the read. If a read of the free-running counter or counter alternate register first addresses the most significant byte (\$18, \$1A) it causes the least significant byte (\$19, \$1B) to be transferred to a buffer. This buffer value remains fixed after the first most significant byte "read" even if the user reads the most significant byte several times. This buffer is accessed when reading the free-running counter or counter alternate register least significant byte (\$19 or \$1B), and thus completes a read sequence of the total counter value. Note that in reading either the free-running counter or counter alternate register, if the most significant byte is read, the least significant byte must also be read in order to complete the sequence.

The free-running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on-reset (POR), the counter is also configured to \$FFFC and begins running after the oscillator startup delay. Because the free-running counter is 16 bits preceded by a fixed divide-by-four prescaler, the value in the free-running counter repeats every 262,144 MPU internal processor clock cycles. When the counter rolls over from \$FFFF to \$0000, the timer overflow flag (TOF) bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

Output Compare Register

The output compare register is a 16-bit register, which is made up of two 8-bit registers at locations \$16 (most significant byte) and \$17 (least significant byte). The output compare register can be used for several purposes, such as, controlling an output waveform or indicating when a period of time has elapsed. The output compare register is unique in that all bits are readable and writeable and are not altered by the timer hardware. Reset does not affect the contents of this register and if the compare function is not utilized, the two bytes of the output compare register can be used as storage locations.

The contents of the output compare register are compared with the contents of the free-running counter once during every four internal processor clocks. If a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLVL) bit is clocked (by the output compare circuit pulse) to an output level register. The values in the output compare register and the output level bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit, OCIE, is set.

After a processor write cycle to the output compare register containing the most significant byte (\$16), the output com-

pare function is inhibited until the least significant byte (\$17) is also written. The user must write both bytes (locations) if the most significant byte is written first. A write made only to the least significant byte (\$17) will not inhibit the compare function. The free-running counter is updated every four internal processor clock cycles due to the internal prescaler. The minimum time required to update the output compare register is a function of the software program rather than the internal program.

A processor write may be made to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear.

Because neither the output compare flag (OCF bit) nor output compare register is affected by reset, care must be exercised when initializing the output compare function with software. The following procedure is recommended:

- (1) Write the high byte of the output compare register to inhibit further compares until the low byte is written.
- (2) Read the timer status register to arm the OCF if it is already set.
- (3) Write the output compare register low byte to enable the output compare function with the flag clear.

The advantage of this procedure is to prevent the OCF bit from being set between the time it is read and the write to the output compare register. A software example is shown below.

```
B7 16 STA  OCMPHI  INHIBIT OUTPUT COMPARE
B6 13 LDA  TSTAT   ARM OCF BIT IF SET
BF 17 STX  OCMPLD  READY FOR NEXT COMPARE
```

Input Capture Register

The two 8-bit registers which make up the 16-bit input capture register are read-only and are used to latch the value of the free-running counter after a defined transition is sensed by the corresponding input capture edge detector. The level transition which triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register.

The result obtained by an input capture will be one more than the value of the free-running counter on the rising edge of the internal processor clock preceding the external transition (refer to timing diagram shown in Fig. 17). This delay is required for external synchronization. Resolution is affected by the prescaler allowing the timer to only increment every four internal processor clock cycles.

The free-running counter contents are transferred to the input capture register on each proper signal transition regardless of whether the input capture flag (ICF) is set or clear. The input capture register always contains the free-running counter value which corresponds to the most recent input capture.

After a read of the most significant byte of the input capture register (\$14), counter transfer is inhibited until the least significant byte (\$15) of the input capture register is also read. This characteristic forces the minimum pulse period attainable to be determined by the time used in the capture software routine and its interaction with the main program. A polling routine using instructions such as BRSET, BRA, LDA, STA, INCX, CMPX, and BEG might take 34 machine cycles to complete. The free-running counter increments



every four internal processor clock cycles due to the pre-scaler. A read of the least significant byte (\$15) of the input capture register does not inhibit the free-running counter transfer. Again, minimum pulse periods are ones which allow software to read the least significant byte (\$15) and perform the needed operations. There is no conflict between the read of the input capture register and the free-running counter since they occur on opposite edges of the internal processor clock.

Timer Control Register (TCR)

The timer control register (TCR, location \$12) is an 8-bit read/write register which contains seven control bits. Three of these bits control interrupts associated with each of the three flag bits found in the timer status register (discussed below). The other four bits control: 1) which edge is significant to the input capture edge detector (i.e., negative or positive), 2) the next value to be clocked to the output level register in response to a successful output compare, 3) the source of the timer clock, and 4) whether the external timer oscillator is enabled. The timer control register and the free-running counter are the only sections of the timer affected by reset. The TCMP pin is forced low during external reset and stays low until a valid compare changes it to a high. The timer control register is illustrated below followed by a definition of each bit.

7	6	5	4	3	2	1	0	
ICIE	OCIE	TOIE	EOE	ECC	0	IEDG	OLVL	\$12

- B7, ICIE** If the input capture interrupt enable (ICIE) bit is set, a timer interrupt is enabled when the ICF status flag (in the timer status register) is set. If the ICIE bit is clear, the interrupt is inhibited. The ICIE bit is cleared by reset.
- B6, OCIE** If the output compare interrupt enable (OCIE) bit is set, a timer interrupt is enabled whenever the OCF status flag is set. If the OCIE bit is clear, the interrupt is inhibited. The OCIE bit is cleared by reset.
- B5, TOIE** If the timer overflow interrupt enable (TOIE) bit is set, a timer interrupt is enabled whenever the TOF status flag (in the timer status register) is set. If the TOIE bit is clear, the interrupt is inhibited. The TOIE bit is cleared by reset.
- B4, EOE** External Oscillator Enable — If set, the external timer oscillator is enabled. If it is then cleared, the inverter between pins 29 and 30 is prevented from switching and cannot be used in a crystal or RC oscillator. This bit is cleared by reset which configures both TOSC1 and TOSC2 as inputs.
- B3, ECC** If the external clock connect (ECC) is set, the internal clock input to the timer is disabled and the timer oscillator is connected to the input to the timer. It is cleared by reset. Accuracy of the timer count is not guaranteed while this bit is switched.
- B1, IEDG** The value of the input edge (IEDG) bit determines which level transition on pin 37 will trigger a free-running counter transfer to the input capture register. Reset clears the IEDG bit.
 - 0 = negative edge
 - 1 = positive edge

- B0, OLVL** The value of the output level (OLVL) bit is clocked into the output level register by the next successful output compare and will appear at pin 35. This bit and the output level register are cleared by reset.
 - 0 = low output
 - 1 = high output

Timer Status Register (TSR)

The timer status register (TSR) is an 8-bit register of which the three most significant bits contain read-only status information. These three bits indicate the following:

1. A proper transition has taken place at pin 37 with an accompanying transfer of the free-running counter contents to the input capture register,
2. A match has been found between the free-running counter and the output compare register, and
3. A free-running counter transition from \$FFFF to \$0000 has been sensed (timer overflow)

The timer status register is illustrated below followed by a definition of each bit. Refer to timing diagrams shown in Fig. 16, 17, and 18 for timing relationship to the timer status register bits.

7	6	5	4	3	2	1	0	
ICF	OCF	TOF	0	0	0	0	0	\$13

- B7, ICF** The input capture flag (ICF) is set when a proper edge has been sensed by the input capture edge detector. It is cleared by a processor read of the timer status register (with ICF set) followed by reading the low byte (\$15) of the input capture register. Reset does not affect the input compare flag.
- B6, OCF** The output compare flag (OCF) is set when the output compare register contents matches the contents of the free-running counter. The OCF is cleared by reading the timer status register (with the OCF set) and then writing to the low byte (\$17) of the output compare register. Reset does not affect the output compare flag.
- B5, TOF** The timer overflow flag (TOF) bit is set by a transition of the free-running counter from \$FFFF to \$0000. It is cleared by reading the timer status register (with TOF set) followed by a read of the free-running counter least significant byte (\$19). Reset does not affect the TOF bit.

Reading the timer status register satisfies the first condition required to clear any status bits which happened to be set during the access. The only remaining step is to provide an access of the register which is associated with the status bit. Typically, this presents no problem for the input capture and output compare functions.

A problem can occur when using the timer overflow function and reading the free-running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if: 1) the timer status register is read when TOF is set, and 2) the least significant byte of the free-running counter is read but not for the purpose of servicing the flag. The counter alternate register at address \$1A and \$1B contains the same value as the free-running counter (at address \$18 and \$19); therefore, this

alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

During STOP and WAIT instructions, the programmable timer functions as follows if using the CPU clock: during the wait mode, the timer continues to operate normally and may generate an interrupt to trigger the CPU out of the wait

state; during the stop mode, the timer holds at its current state, retaining all data, and resumes operation from this point when an external interrupt is received. If using an external timer oscillator the timer will continue to count and generate interrupts.

Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is a four wire synchronous serial communication system with separate wires for input data, output data, clock and slave select. A master MCU, which produces the clocking signal, initiates the exchange of data bytes with a slave MCU or peripheral device such as an LCD display driver or an A/D converter. A diagram of the control, status, and data registers may be found in the section labelled "Registers". The SPI system registers are found at addresses \$000A-\$000C. The SPI output drivers may be switched off to allow the user access to external pins for use as parallel inputs to Port D. Upon power-up or reset the SPI output drivers will be initialized in the off state. The serial system enable bit which controls the output drivers and other functional inhibits is the SPE bit found in the serial control register.

Fig. 20 illustrates two different system configurations. Fig. 20a represents a system of five different MCUs in which there are one master and four slaves (0, 1, 2, 3). In this system four basic lines (signals) are required for the MOSI (master out, slave in), MISO (master in, slave out), SCK (serial clock), and \overline{SS} (slave select) lines. Fig. 20b represents a system of three MCUs in which each MCU is capable of being a master or a slave. The SPI interface is well-suited for multiprocessor communications.

Features

- Full duplex, three-wire synchronous transfers
- Master or slave operation
- 1.05 MHz (maximum) master bit frequency
- 2.1 MHz (maximum) slave bit frequency
- Four programmable master bit rates
- Programmable clock polarity and phase
- End of transmission interrupt flag
- Write collision flag protection
- Master-Master mode fault protection capability

Signal Description

The four basic signals (MOSI, MISO, SCK, and \overline{SS}) discussed above are described in the following paragraphs. Each signal function is described for both the master and slave mode.

Master Out Slave In (MOSI)

The MOSI pin is configured as a data output in a master (mode) device and as a data input in a slave (mode) device. In this manner data is transferred serially from a master to a slave on this line; most significant bit first, least significant bit last. The timing diagrams of Fig. 21 summarize the SPI timing diagram and show the relationship between data and clock (SCK). As shown in Fig. 21 four possible timing relationships may be chosen by using control bits CPOL and CPHA. The master device always allows data to be applied on the MOSI line a half-cycle before the clock edge (SCK) in order for the slave device to latch the data.

Note: Both the slave device(s) and a master device must be programmed to similar timing modes for proper data transfer.

When the master device transmits data to a second (slave) device via the MOSI line, the slave device responds by sending data to the master device via the MISO line. This implies full duplex transmission with both data out and data in synchronized with the same clock signal (one which is provided by the master device). Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full status bits. A single status bit (SPIF) is used to signify that the I/O operation is complete.

Configuration of the MOSI pin is a function of the MSTR bit in the serial peripheral control register (SPCR, location \$0A). Setting the MSTR bit will place the device in the Master mode and cause the MOSI pin to be an output.

Note: The Port D Data Direction Register bit 3 must be set for the MOSI pin to transfer data in the Master mode.

Master In Slave Out (MISO)

The MISO pin is configured as an input in a master (mode) device and as an output in a slave (mode) device. In this manner data is transferred serially from a slave to a master on this line; most significant bit first, least significant bit last. The MISO pin of a slave device is placed in the high-impedance state if it is not selected by the master; i.e., its \overline{SS} pin is a logic one. The timing diagram of Fig. 21 shows the relationship between data and clock (SCK). As shown in Fig. 21, four possible timing relationships may be chosen by using control bits CPOL and CPHA. The master device always allows data to be applied on the MOSI line a half-cycle before the clock edge (SCK) in order for the slave device to latch the data.


Note: The slave device (s) and a master device must be programmed to similar timing modes for proper data transfer.

When the master device transmits data to a slave device via the MOSI line, the slave device responds by sending data to the master device via the MISO line. This implies full duplex transmission with both data out and data in synchronized with the same clock signal (one which is provided by the master device). Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full status bits. A single status bit (SPIF) in the serial peripheral status register (SPSR, location \$0B) is used to signify that the I/O operation is complete.

In the master device, the MSTR control bit in the serial peripheral control register (SPCR, location \$0A) is set to a logic one (by the program) to allow the master device to receive data on its MISO pin. In the slave device, its MISO pin is enabled by the logic level of the \overline{SS} pin; i.e., if $\overline{SS}=1$ then the MISO pin is placed in the high-impedance state, whereas, if $\overline{SS}=0$ the MISO pin is an output for the slave device.


Note: The Port D Data Direction Register bit 2 must be set for the MISO pin to transfer data in the slave mode.

CDP68HC05D2



(a) Single Master, Four Slaves


92CM-39384



(b) Multimaster System

92CS-37494

Fig. 20 - Master-Slave System Configuration



92CM-39376

Fig. 21 - Data Clock Timing Diagram

Slave Select (\overline{SS})

In the slave mode the slave select (\overline{SS}) pin is an input (PD5, pin 34), which receives an active low signal that is generated by the master device to enable slave device(s) to accept data. To ensure that data will be accepted by a slave device, the \overline{SS} signal line must be a logic low prior to occurrence of SCK (system clock) and must remain low until after the last (eighth) SCK cycle. Fig. 21 illustrates the relationship between SCK and the data for two different level combinations of CPHA, when \overline{SS} is pulled low. These are: 1) with CPHA=1 of 0, the first bit of data is applied to the MISO line for transfer, and 2) when CPHA = 0 the slave device is prevented from writing to its data register. Refer to the WCOL status flag in the serial peripheral status register (location \$0B) description for further information on the effects that the SS input and CPHA control bit have on the I/O data register. A high level SS signal forces the MISO (master in, slave out) line to the high-impedance state. Also, SCK and the MOSI (master out, slave in) line are ignored by a slave device when its \overline{SS} signal is high.

When a device is a master, it monitors its \overline{SS} signal for a logic low, provided that Port D bit 5 is cleared. See Note. The master device will become a slave device any time its \overline{SS} signal is detected low. This ensures that there is only one master controlling the \overline{SS} line for a particular system. When the \overline{SS} line is detected low, it clears the MSTR control bit (serial peripheral control register, location \$0A). Also, control bit SPE in the serial peripheral control register is cleared which causes the serial peripheral interface (SPI) to be disabled (port D SPI pins become inputs). The MODF

flag bit in the serial peripheral status register (location \$0B) is also set to indicate to the master device that another device is attempting to become a master. Two devices attempting to be outputs are normally the result of a software error; however, a system could be configured which would contain a default master which would automatically "take over" and restart the system.

Note: In the master mode Port D DDR bit 5 determines whether Port D bit 5 (\overline{SS}) is an error detect input to the SPI (DDR bit 5 clear) or a general-purpose output line (DDR bit 5 set), that can be used to strobe the \overline{SS} lines of slaves.

Serial Clock (SCK)

The serial clock is used to synchronize the movement of data both in and out of the device through its MOSI and MISO pins. The master and slave devices are capable of exchanging a data byte of information during a sequence of eight clock pulses. Since the SCK is generated by the master device, the SCK line becomes an input on all slave devices and synchronizes slave data transfer. The type of clock and its relationship to data are controlled by the CPOL and CPHA bits in the serial peripheral control register (location \$0A) discussed below. Refer to Fig. 21 for timing.

The master device generates the SCK through a circuit driven by the internal processor clock. Two bits (SPR0 and SPR1) in the serial peripheral control register (location \$0A) of the master device select the clock rate. The master device uses the SCK to latch incoming slave device data on

the MISO line and shifts out data to the slave on the MOSI line. Both master and slave devices must be operated in the same timing mode as controlled by the CPOL and CPHA bit in the serial peripheral control register. In the slave device, SPRO and SPR1 have no effect on the operation of the Serial Peripheral Interface. Timing is shown in Fig. 21.

Note: The Port D Data Direction Register bit 4 must be set for the SCK pin to generate (output) a SCK signal.


Functional Description

A block diagram of the serial peripheral interface (SPI) is shown in Fig. 22. In a master configuration the master start logic receives an input from the CPU (in the form of a write to the SPI rate generator) and originates the system clock (SCK) based on the internal processor clock. This clock is also used internally to control the state controller as well as the 8-bit shift register. As a master device, data is parallel loaded into the 8-bit shift register (from the internal bus) during a write cycle and then shifted out serially to the MOSI pin for application to the slave device(s). During a read cycle, data is applied serially from a slave device via the MISO pin to the 8-bit shift register. After the 8-bit shift

register is loaded, its data is parallel transferred to the read buffer and then is made available to the internal data bus during a CPU read cycle.

In a slave configuration, the slave start logic receives a logic low (from a master device) at the \overline{SS} pin and a system clock input (from the same master device) at the SCK pin. Thus, the slave is synchronized with the master. Data from the master is received serially at the slave MOSI pin and loads the 8-bit shift register. After the 8-bit shift register is loaded, its data is parallel transferred to the read buffer and then is made available to the internal data bus during a CPU read cycle. During a write cycle, data is parallel loaded into the 8-bit shift register from the internal data bus and then shifted out serially to the MISO pin for application to the master device.

Fig. 23 illustrates the MOSI, MISO, and SCK master-slave interconnections. Note that in Fig. 23 the master \overline{SS} pin is tied to a logic high and the slave \overline{SS} pin is a logic low. Fig. 21a provides a larger system connection for these same pins. Note that in Fig. 20(a), all \overline{SS} pins are connected to a port pin of a master/slave device. In this case any of the devices can be a slave.



- NOTES:
 THE \overline{SS} , SCK, MOSI, AND MISO ARE EXTERNAL PINS WHICH PROVIDE THE FOLLOWING FUNCTIONS:
 (a) MOSI-PROVIDES SERIAL OUTPUT TO SLAVE UNIT(S) WHEN DEVICE IS CONFIGURED AS A MASTER. RECEIVES SERIAL INPUT FROM MASTER UNIT WHEN DEVICE IS CONFIGURED AS A SLAVE UNIT.
 (b) MISO-RECEIVES SERIAL INPUT FROM SLAVE UNIT(S) WHEN DEVICE IS CONFIGURED AS A MASTER. PROVIDES SERIAL OUTPUT TO MASTER WHEN DEVICE IS CONFIGURED AS A SLAVE UNIT.
 (c) SCK -PROVIDES SYSTEM CLOCK WHEN DEVICE IS CONFIGURED AS A MASTER UNIT. RECEIVES SYSTEM CLOCK WHEN DEVICE IS CONFIGURED AS A SLAVE UNIT.
 (d) \overline{SS} -PROVIDES A LOGIC LOW TO SELECT A SLAVE DEVICE FOR A TRANSFER WITH A MASTER DEVICE.

92CM-39390

Fig. 22 - Serial Peripheral Interface Block Diagram




Fig. 23 - Serial Peripheral Interface Master-Slave Interconnection

Registers

There are three registers in the serial parallel interface which provide control, status, and data storage functions. These registers, which include the serial peripheral control register (SPCR, location \$0A), serial peripheral status register (SPSR, location \$0B), and serial peripheral data I/O register (SPDR, location \$0C) are described below.

Note: In addition, the Port D Data Direction Register (DDR) must be properly configured. See note in the section labelled "Input/Output Programming-Special-Purpose Port".

Serial Peripheral Control Register (SPCR)

7	6	5	4	3	2	1	0	
SPIE	SPE	DWOM	MSTR	CPOL	CPHA	SPR1	SPR0	\$0A

The serial peripheral control register bits are defined as follows:

- B7, SPIE When the serial peripheral interrupt enable bit is high, it allows the occurrence of a processor interrupt, and forces the proper vector to be loaded into the program counter if the serial peripheral status register flag bit (SPIF and/or MODF) is set to a logic one. It does not inhibit the setting of a status bit. The SPIE bit is cleared by reset.
- B6, SPE When the serial peripheral output enable control bit is set, all output drive is applied to the external pins and the system is enabled. When the SPE bit is set, it enables the SPI system by connecting it to the external pins thus allowing it to interface with the external SPI bus. The pins that are defined as output depend on which mode (master or slave) the device is in. Because the SPE bit is cleared by reset, the SPI system is not connected to the external pins upon reset.
- B5, DWOM The Port D Wire-OR Mode bit controls the output buffers for Port D bits 2 through 5. If DWOM=1, the four Port D output buffers behave as open-drain outputs. If DWOM=0, the four Port D output buffers operate as normal CMOS outputs. DWOM is cleared by reset.

- B4, MSTR The master bit determines whether the device is a master or a slave. If the MSTR bit is a logic zero it indicates a slave device and a logic one denotes a master device. If the master mode is selected, the function of the SCK pin changes from an input to an output and the function of the MISO and MOSI pins are reversed. This allows the user to wire device pins MISO to MISO, and MOSI to MOSI and SCK to SCK without incident. The MSTR bit is cleared by reset; therefore, the device is always placed in the slave mode during reset.

- B3, CPOL The clock polarity bit controls the normal or steady state value of the clock when data is not being transferred. The CPOL bit affects both the master and slave modes. It must be used in conjunction with the clock phase control bit (CPHA) to produce the wanted clock-data relationship between a master and a slave device. When the CPOL bit is a logic zero, it produces a steady state low value at the SCK pin of the master device. If the CPOL bit is a logic one, a high value is produced at the SCK pin of the master device when data is not being transferred. The CPOL bit is not affected by reset. Refer to Fig. 21.

- B2, CPHA The clock phase bit controls the relationship between the data on the MISO and MOSI pins and the clock produced or received at the SCK pin. This control has effect in both the master and slave modes. It must be used in conjunction with the clock polarity control bit (CPOL) to produce the wanted clock-data relation. The CPHA bit in general selects the clock edge which captures data and allows it to change states. It has its greatest impact on the first bit transmitted (MSB) in that it does or does not allow a clock transition before the first data capture edge. The CPHA bit is not affected by reset. Refer to Fig. 21.

- B1, SPR1
B0, SPR0 These two serial peripheral rate bits select one of four baud rates to be used as SCK if the device is a master; however, they have no effect in the slave mode. The slave device is

capable of shifting data in and out at a maximum rate which is equal to the CPU clock (maximum = 2.1 MHz). A rate table is given below for the generation of the SCK from the master. The SPR1 and SPR0 bits are not affected by reset.

SPR1	SPR0	Internal Processor Clock Divide By
0	0	2
0	1	4
1	0	16
1	1	32

Serial Peripheral Status Register (SPSR)

7	6	5	4	3	2	1	0	
SPIF	WCOL	—	MODF	—	—	—	—	\$0B

The status flags which generate a serial peripheral interface (SPI) interrupt will not be blocked by the SPIE control bit in the serial peripheral control register; however, the interrupt will be blocked. The WCOL bit does not cause an interrupt. The serial peripheral status register bits are defined as follows:

B7, SPIF The serial peripheral data transfer flag bit notifies the user that a data transfer between the device and an external device has been completed. With the completion of the data transfer, SPIF is set, and if SPIE is set, a serial peripheral interrupt (SPI) is generated. During the clock cycle that SPIF is being set, a copy of the received data byte in the shift register is moved to a buffer. When the data register is read, it is the buffer that is read. During an overrun condition, when the master device has sent several bytes of data and the slave device has not responded to the first SPIF, only the first byte sent is contained in the receiver buffer and all other bytes are lost.

The transfer of data is initiated by the master device writing its serial peripheral data register.

Clearing the SPIF bit is accomplished by a software sequence of accessing the serial peripheral status register while SPIF is set and followed by a write to or a read of the serial peripheral data register. While SPIF is set, all writes to the serial peripheral data register are inhibited until the proper clearing sequence is followed. This occurs in the master device. In the slave device, SPIF can be cleared (using a similar sequence) during a second transmission; however, it must be cleared before the second SPIF in order to prevent an overrun condition. The SPIF bit is cleared by reset.

B6, WCOL The function of the write collision status bit is to notify the user that an attempt was made to write the serial peripheral data register while a data transfer was taking place with an external device. The transfer continues uninterrupted; therefore, a write will be unsuccessful. A "read collision" will never occur since the received data byte is placed in a buffer in which access is always synchronous with the MCU opera-

tion. If a "write collision" occurs, WCOL is set but no SPI interrupt is generated. The WCOL bit is a status flag only.

Clearing the WCOL bit is accomplished by a software sequence of accessing the serial peripheral status register while WCOL is set, followed by 1) a read of the serial peripheral data register prior to the SPIF bit being set, or 2) a read or write of the serial peripheral data register after the SPIF bit is set. A write to the serial peripheral data register (SPDR) prior to the SPIF bit being set, will result in generation of another WCOL status flag. Both the SPIF and WCOL bits will be cleared in the same sequence. If a second transfer has started while trying to clear (the previously set) SPIF and WCOL bits with a clearing sequence containing a write to the serial peripheral data register, only the SPIF bit will be cleared.

A collision of a write to the serial peripheral data register while an external data transfer is taking place can occur in both the master mode and the slave mode, although with the proper programming the master device should have sufficient information to preclude this collision.

Collision in the master device is defined as a write of the serial peripheral data register while the internal rate clock (SCK) is in the process of transfer. The signal on the SS pin is always high on the master device.

A collision in a slave device is defined in two separate modes. One problem arises in a slave device when the CPHA control bit is a logic zero. When CPHA is a logic zero, data is latched with the occurrence of the first clock transition. The slave device does not have any way of knowing when that transition will occur; therefore, the slave device collision occurs when it attempts to write the serial peripheral data register after its SS pin has been pulled low. The SS pin of the slave device freezes the data in its serial peripheral data register and does not allow it to be altered if the CPHA bit is a logic zero. The master device must raise the SS pin of the slave device high between each byte it transfers to the slave device.

The second collision mode is defined for the state of CPHA control bit being a logic one. With the CPHA bit set, the slave device will be receiving a clock (SCK) edge prior to the latch of the first data transfer. This first clock edge will freeze the data in the slave device I/O register and allow the MSB onto the external MISO pin of the slave device. The SS pin low state enables the slave device but the drive onto the MISO pin does not take place until the first data transfer clock edge. The WCOL bit will only be set if the I/O register is accessed while a transfer is taking place. By definition of the second collision mode, a master device might hold a slave device SS pin low during a transfer of several bytes of data without a problem.

A special case of WCOL occurs in the slave device. This happens when the master device

starts a transfer sequence (an edge of SCK for CPHA=1; or an active \overline{SS} transition for CPHA=0) at the same time the slave device CPU is writing to its serial peripheral interface data register. In this case it is assumed that the data byte written (in the slave device serial peripheral interface) is lost and the contents of the slave device read buffer become the byte that is transferred. Because the master device receives back the last byte transmitted, the master device can detect that a fatal WCOL occurred.


Because the slave device is operating asynchronously with the master device, the WCOL bit may be used as an indicator of a collision occurrence. This helps alleviate the user from a strict real-time programming effort. The WCOL bit is cleared by reset.

Bit 4 MODF The function of the mode fault flag (MODF) is defined for the master mode device. If the device is a slave device, the MODF bit will be prevented from toggling from a logic zero to a logic one; however, this does not prevent the device from being in the slave mode with the MODF bit set. The MODF bit is normally a logic zero and is set only when the master device has its \overline{SS} pin pulled low. Toggling the MODF bit to a logic one affects the internal serial peripheral interface (SPI) system in the following ways:

1. MODF is set and SPI interrupt is generated if SPIE=1.
2. The SPE bit is forced to a logic zero. This blocks all output drive from the device, disabled the SPI system.
3. The MSTR bit is forced to a logic zero, thus forcing the device into the slave mode.

Clearing the MODF is accomplished by a software sequence of accessing the serial peripheral status register while MODF is set followed by a write to the serial peripheral control register. Control bits SPE and MSTR may be restored to their original set state during this clearing sequence or after the MODF bit has been cleared. Hardware does not allow the user to set the SPE and MSTR bit while MODF is a logic one unless it is during the proper clearing sequence. The MODF flag bit indicates that there might have been a multi-master conflict for system control and allows a proper exit from system operation to a reset or default system state. The MODF bit is cleared by reset.

Serial Peripheral Data I/O Register (SPDR)



The serial peripheral data I/O register is used to transmit and receive data on the serial bus. Only a write to this register will initiate transmission/reception of another byte and this will only occur in the master device. A slave device writing to its data I/O register will not initiate a transmission. At the completion of transmitting a byte of data, the SPIF status bit is set in both the master and slave devices. A write

or read of the serial peripheral data I/O register, after accessing the serial peripheral status register with SPIF set, will clear SPIF.

During the clock cycle that the SPIF bit is being set, a copy of the received data byte in the shift register is being moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read. During an overrun condition, when the master device has sent several bytes of data and the slave device has not internally responded to clear the first SPIF, only the first byte is contained in the receive buffer of the slave device; all others are lost. The user may read the buffer at any time. The first SPIF must be cleared by the time a second transfer of data from the shift register to the read buffer is initiated or an overrun condition will exist.

A write to the serial peripheral data I/O register is not buffered and places data directly into the shift register for transmission.

The ability to access the serial peripheral data I/O register is limited when a transmission is taking place. It is important to read the discussion defining the WCOL and SPIF status bits to understand the limits on using the serial peripheral data I/O register.

Serial Peripheral Interface (SPI) System Considerations

There are two types of SPI systems: single master system and multi-master systems. Figure 20 illustrates both of these systems and a discussion of each is provided below.

Figure 20a illustrates how a typical single master system may be configured, using a CDP6805 CMOS Family device as the master and four CDP6805 CMOS Family devices as slaves. As shown, the MOSI, MISO, and SCK pins are all wired to equivalent pins on each of the five devices. The master device generates the SCK clock, the slave devices all receive it. Because the CDP6805 CMOS master device is the bus master, it internally controls the function of its MOSI and MISO lines, thus writing data to the slave devices on the MOSI and reading data from the slave devices on the MISO lines. The master device selects the individual slave devices by using four pins of a parallel port to control the four \overline{SS} pins of the slave devices. A slave device is selected when the master device pulls its \overline{SS} pin low. The \overline{SS} pins are pulled high during reset because the master device ports will be forced to be inputs at that time, thus disabling the slave devices. Notice that the slave devices do not have to be enabled in a mutually exclusive fashion except to prevent bus contention on the MISO line. For example, three slave devices enabled for a transfer are permissible if only one has the capability of being read by the master. An example of this is a write to several display drivers to clear a display with a single I/O operation. To ensure that proper data transmission is occurring between the master device and a slave device, the master device may have the slave device respond with a previously received data byte (this data byte could be inverted or at least be a byte that is different from the last one sent by the master device). The master device will always receive the previous byte back from the slave device if all MISO and MOSI lines are connected and the slave has not written to its data I/O register. Other transmission security methods might be defined using ports for handshake lines or data bytes with command fields.

A multi-master system may also be configured by the user. A system of this type is shown in Figure 20b. An exchange of

master control could be implemented by an exchange of code messages through the serial peripheral interface system. The major device control that plays a part in this system is the MSTR bit in the serial peripheral control register and the MODF bit in the serial peripheral status register.

Note that the DWOM bit would also be set to prevent bus contention. For additional information on this configuration and SPI in general, refer to RCA Application Note ICAN 7264 entitled "Versatile Serial Protocol for a Microcomputer-Peripheral Interface."

Effects of Stop and Wait Modes on the Timer and Serial System

The STOP and WAIT instructions have different effects on the programmable timer and serial peripheral interface (SPI) system. These different effects are discussed separately below.

Stop Mode

When the processor executes the STOP instruction, the internal oscillator is turned off. This halts all internal CPU processing and the serial peripheral interface. The programmable timer will only continue to count if an external timer oscillator is used. The only way for the MCU to "wake up" from the stop mode is by receipt of an external interrupt (logic low on \overline{IRQ} pin), an external timer oscillator interrupt, a Port B interrupt or by the detection of a reset (logic low on \overline{RESET} pin or a power-on reset). The effects of the stop mode on each of the MCU systems (Timer and SPI) are described separately.

Timer During Stop Mode

When the MCU enters the STOP mode, the timer will continue to count and generate interrupts if using an external timer oscillator. If using the CPU clock to clock the timer, the timer counter stops counting (the internal processor clock is stopped) and remains at that particular count value until the stop mode is exited by an interrupt (if exited by reset the counter is forced to \$FFFC). If the stop mode is exited by an external low on the \overline{IRQ} pin, then the counter resumes from its stopped value as if nothing had happened. Another feature of the programmable timer, in the stop mode, is that if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuitry is armed. This action does not set any timer flags or "wake up" the MCU, but when the MCU does "wake up" there will be an active input capture flag (and data) from that first valid edge which occurred during the stop mode. If the stop mode is exited by an external reset (logic low on \overline{RESET} pin), then no such input capture flag or data action takes place even if there was a valid input capture edge (at the TCAP pin) during the MCU stop mode.

SPI During Stop Mode

When the MCU enters the stop mode, the baud rate generator which drives the SPI shuts down. This essentially stops

all master mode SPI operation, thus the master SPI is unable to transmit or receive any data. If the STOP instruction is executed during an SPI transfer, that transfer is halted until the MCU exits the stop mode (provided it is an exit resulting from a logic low on the \overline{IRQ} pin). If the stop mode is exited by a reset, then the appropriate control/status bits are cleared and the SPI is disabled. If the device is in the slave mode when the STOP instruction is executed, the slave SPI will still operate. It can still accept data and clock information in addition to transmitting its own data back to a master device.

At the end of a possible transmission with a slave SPI in the STOP mode, no flags are set until a logic low \overline{IRQ} input results in an MCU "wake up". Caution should be observed when operating the SPI (as a slave) during the stop mode because none of the protection circuitry (write collision, mode fault, etc.) is active.

It should also be noted that when the MCU enters the stop mode all enabled output drivers (TDO, TCMP, MISO, MOSI, and SCK ports) remain active and any sourcing currents from these outputs will be part of the total supply current required by the device.

Wait Mode

When the MCU enters the wait mode, the CPU clock is halted. All CPU action is suspended; however, the timer and SPI systems remain active. In fact an interrupt from the timer or SPI (in addition to a logic low on the \overline{IRQ} or \overline{RESET} pins or a Port B interrupt, if enabled) causes the processor to exit the wait mode. Since the three systems mentioned above operate as they do in the normal mode, only a general discussion of the wait mode is provided below.

The wait mode power consumption depends on how many systems are active. The power consumption will be highest when all the systems (timer, TCMP and SPI) are active. The power consumption will be the least when the SPI system is disabled (timer operation cannot be disabled in the wait mode). If a non-reset exit from the wait mode is performed (i.e., timer overflow interrupt exit), the state of the remaining systems will be unchanged. If a reset exit from the wait mode is performed all the systems revert to the disabled reset state.

DEVICE CHARACTERISTICS

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Ratings	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.5 to +7.0	V
Input Voltage	V _{in}	V _{SS} -0.5 to V _{DD} +0.5	V
Current Drain Per Pin Excluding V _{DD} and V _{SS}	I	25	mA
Operating Temperature Range	T _A	-40 to +125	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	Value	Unit
Thermal Resistance Ceramic	θ _{JA}	50	°C/W
Plastic		100	
Plastic Chip Carrier		70	

This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}. Reliability of operation is enhanced if unused inputs except OSC2 are connected to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

2
MICRO-CONTROLLERS

V_{DD} = 4.5 V

Pins	R1	R2	C
PA0-PA7, PB0-PB7, PC0-PC7, PD6	3.26 kΩ	2.38 kΩ	50 pF
PD1-PD4	1.9 kΩ	2.26 kΩ	200 pF

V_{DD} = 3.0 V

Pins	R1	R2	C
PA0-PA7, PB0-PB7, PC0-PC7, PD6	10.91 kΩ	6.32 kΩ	50 pF
PD1-PD4	6 kΩ	6 kΩ	200 pF




Fig. 24 - Equivalent Test Load

Power Considerations

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \tag{1}$$

Where:

- T_A = Ambient Temperature, °C
- θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W
- P_D = P_{INT} + P_{I/O}
- P_{INT} = I_{CC} x V_{CC}, Watts — Chip Internal Power
- P_{I/O} = Power Dissipation on Input and Output Pins — User Determined

An approximate relationship between P_D and T_J (if P_{I/O} is neglected is:

$$P_D = K + (T_J + 273^\circ\text{C}) \tag{2}$$

Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D \tag{3}$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A. Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.

For most applications P_{I/O} < P_{INT} and can be neglected.

CDP68HC05D2

DC ELECTRICAL CHARACTERISTICS ($V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$,
 $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Limits			Unit
		Min	Typ	Max	
Output Voltage, $I_{LOAD} \leq 10.0 \mu\text{A}$	V_{OL}	—	—	0.1	V
	V_{OH}	$V_{DD}-0.1$	—	—	V
Output High Voltage ($I_{Load} = 0.8 \text{ mA}$) PA0-PA7, PB0-PB7, PC0-PC7, TCMP ($I_{Load} = 1.6 \text{ mA}$) PD1-PD4	V_{OH}	$V_{DD}-0.8$	—	—	V
	V_{OH}	$V_{DD}-0.8$	—	—	V
Output Low Voltage ($I_{Load} = 1.6 \text{ mA}$) PA0-PA7, PB0-PB7, PC0-PC7, PD2-PD5, TCMP	V_{OL}	—	—	0.4	V
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, \overline{IRQ} , \overline{RESET} , OSC1	V_{IH}	$0.7 \times V_{DD}$	—	V_{DD}	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, \overline{IRQ} , \overline{RESET} , OSC1	V_{IL}	V_{SS}	—	$0.2 \times V_{DD}$	V
Total Supply Current ($C_L = 50 \text{ pF}$ on Ports, no dc Loads, $t_{cyc} = 500 \text{ ns}$, ($V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2\text{V}$) No external timer oscillator.	RUN I_{DD}	—	3.5	7	mA
	WAIT (See Note) I_{DD}	—	1.6	4	mA
	STOP (See Note) I_{DD}	—	2	250	μA
Total Supply Current ($C_L = 50 \text{ pF}$ on Ports, no dc Loads, $t_{cyc} = 500 \text{ ns}$, ($V_{IL} = 0.2 \text{ V}$, $V_{IN} = V_{DD} - 0.2\text{V}$) 32.768 KHz external timer crystal oscillator for circuit as shown in Fig. 13(c).	RUN I_{DD}	—	4	8	mA
	WAIT (See Note) I_{DD}	—	2.1	5.5	mA
	STOP (See Note) I_{DD}	—	0.5	1	mA
I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD5	I_{IL}	—	—	± 10	μA
Input Current \overline{RESET} , \overline{IRQ} , TCAP, OSC1, PD0, PD7	I_{in}	—	—	± 1	μA
Capacitance Ports (as input or output) \overline{RESET} , \overline{IRQ} , TCAP, OSC1, PD0-PD5, PD7	C_{out}	—	—	12	pF
	C_{in}	—	—	8	pF

NOTE: Measured under the following conditions:

1. All ports are configured as input, $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$.
2. No load on TCMP, $C_L = 20 \text{ pF}$ on OSC2.
3. OSC1 is a square wave with $V_L = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$.
4. SPE = 0
5. Typical values at midpoint of voltage range, $+25^\circ\text{C}$ only.

CDP68HC05D2

DC ELECTRICAL CHARACTERISTICS ($V_{DD} = 3.3 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$,
 $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Limits			Unit
		Min	Typ	Max	
Output Voltage, $I_{LOAD} \leq 10.0 \mu\text{A}$	V_{OL} V_{OH}	— $V_{DD}-0.1$	— —	0.1 —	V V
Output High Voltage ($I_{Load} = 0.2 \text{ mA}$) PA0-PA7, PB0-PB7, PC0-PC7, TCMP, PD5 ($I_{Load} = 0.4 \text{ mA}$) PD1-PD4	V_{OH} V_{OH}	$V_{DD}-0.3$ $V_{DD}-0.3$	— —	— —	V V
Output Low Voltage ($I_{Load} = 0.4 \text{ mA}$) PA0-PA7, PB0-PB7, PC0-PC7, PD2-PD5, TCMP	V_{OL}	—	—	0.3	V
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, $\overline{\text{IRQ}}$, $\overline{\text{RESET}}$, OSC1	V_{IH}	$0.7 \times V_{DD}$	—	V_{DD}	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, $\overline{\text{IRQ}}$, $\overline{\text{RESET}}$, OSC1	V_{IL}	V_{SS}	—	$0.2 \times V_{DD}$	V
Total Supply Current ($C_L = 50 \text{ pF}$ on Ports, no dc Loads, $t_{cyc} = 1000 \text{ ns}$, ($V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2\text{V}$) No external timer oscillator. RUN WAIT (See Note) STOP (See Note)	I_{DD} I_{DD} I_{DD}	— — —	1 0.5 1	2.5 1.4 175	mA mA μA
Total Supply Current ($C_L = 50 \text{ pF}$ on Ports, no dc Loads, $t_{cyc} = 1000 \text{ ns}$, ($V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2\text{V}$) 32.768 KHz external timer crystal oscillator circuit as shown in Fig. 13(c). RUN WAIT (See Note) STOP (See Note)	I_{DD} I_{DD} I_{DD}	— — —	1.1 0.6 100	2.75 1.8 275	mA mA μA
I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD5	I_{IL}	—	—	± 10	μA
Input Current $\overline{\text{RESET}}$, $\overline{\text{IRQ}}$, TCAP, OSC1, PD0, PD7	I_{in}	—	—	± 1	μA
Capacitance Ports (as input or output) $\overline{\text{RESET}}$, $\overline{\text{IRQ}}$, TCAP, OSC1, PD0-PD5, PD7	C_{out} C_{in}	— —	— —	12 8	pF pF

NOTE: Measured under the following conditions:

1. All ports are configured as input, $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$.
2. No load on TCMP, $C_L = 20 \text{ pF}$ on OSC2.
3. OSC1 is a square wave with $V_{IL} = 0.2 \text{ V}$, $V_{IH} = V_{DD} - 0.2 \text{ V}$.
4. SPE = 0
5. Typical values at midpoint of voltage range, $+25^\circ\text{C}$ only.

2
MICRO-
CONTROLLERS

CDP68HC05D2


CONTROL TIMING ($V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$)

Characteristic	Symbol	Limits		Unit
		Min	Max	
Frequency of Operation Crystal Option	f_{osc}	—	4.2	MHz
External Clock Option	f_{osc}	dc	4.2	MHz
Internal Operating Frequency Crystal ($f_{osc} \div 2$)	f_{op}	—	2.1	MHz
External Clock ($f_{osc} \div 2$)	f_{op}	dc	2.1	MHz
Cycle Time (See Figure 8)	t_{cyc}	480	—	ns
Crystal Oscillator Startup Time for At-Cut Crystal (See Figure 8)	t_{OXOV}	—	100	ms
Stop Recovery Startup Time (At-Cut Crystal Oscillator) (See Figure 25)	t_{ILCH}	—	100	ms
RESET Pulse Width (See Figure 9)	t_{RL}	1.5	—	t_{cyc}
Timer Resolution**	t_{RESL}	4.0	—	t_{cyc}
Input Capture Pulse Width (See Figure 26)	t_{TH}, t_{TL}	125	—	ns
Input Capture Pulse Period (See Figure 26)	t_{TLTL}	***	—	t_{cyc}
Interrupt Pulse Width Low (Edge-Triggered) (See Figure 11)	t_{ILIH}	125	—	ns
Interrupt Pulse Period (See Figure 11)	t_{ILIL}	*	—	t_{cyc}
OSC1 Pulse Width	t_{OH}, t_{OL}	90	—	ns
External Timer Oscillator frequency of operation	f_{tosc}	—	$f_{osc} \div 4$	f_{osc}

*The minimum period t_{ILIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 t_{cyc} .

**Since a 2-bit prescaler in the timer must count four internal cycles (t_{cyc}), this is the limiting minimum factor in determining the timer resolution.

***The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t_{cyc} .



- NOTES:
1. REPRESENTS THE INTERNAL GATING OF THE OSC1 PIN.
 2. \overline{IRQ} PIN EDGE-SENSITIVE MASK OPTION.
 3. \overline{IRQ} PIN LEVEL AND EDGE-SENSITIVE MASK OPTION.
 4. RESET VECTOR ADDRESS SHOWN FOR TIMING EXAMPLE.

RESET OR INTERRUPT
VECTOR FETCH

92CM-39375

Fig. 25 - Stop Recovery Timing Diagram

CDP68HC05D2

CONTROL TIMING ($V_{DD} = 3.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$)

Characteristic	Symbol	Limits		Unit
		Min	Max	
Frequency of Operation Crystal Option	f_{osc}	—	2.0	MHz
External Clock Option	f_{osc}	dc	2.0	MHz
Internal Operating Frequency Crystal ($f_{osc} \div 2$)	f_{op}	—	1.0	MHz
External Clock ($f_{osc} \div 2$)	f_{op}	dc	1.0	MHz
Cycle Time (See Figure 8)	t_{cyc}	1000	—	ns
Crystal Oscillator Startup Time for At-Cut Crystal (See Figure 8)	t_{OXOV}	—	100	ms
Stop Recovery Startup Time (At-Cut Crystal Oscillator) (See Figure 25)	t_{ILCH}	—	100	ms
RESET Pulse Width - Excluding Power-Up (See Figure 8)	t_{RL}	1.5	—	t_{cyc}
Timer Resolution**	t_{RESL}	4.0	—	t_{cyc}
Input Capture Pulse Width (See Figure 26)	t_{TH}, t_{TL}	250	—	ns
Input Capture Pulse Period (See Figure 26)	t_{TLTL}	***	—	t_{cyc}
Interrupt Pulse Width Low (Edge-Triggered) (See Figure 11)	t_{ILIH}	250	—	ns
Interrupt Pulse Period (See Figure 11)	t_{ILIL}	*	—	t_{cyc}
OSC1 Pulse Width	t_{OH}, t_{OL}	200	—	ns
External timer oscillator frequency of operation	f_{tosc}	—	$f_{osc} \div 4$	f_{osc}

*The minimum period t_{ILIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus $21 t_{cyc}$.

**Since a 2-bit prescaler in the timer must count four internal cycles (t_{cyc}), this is the limiting minimum factor in determining the timer resolution.

***The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 t_{cyc}$.




Fig. 26 - Timer Relationships

92CS-39382

2
MICRO-CONTROLLERS

SERIAL PERIPHERAL INTERFACE (SPI) TIMING (Figure 29)

($V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$)

Num.	Characteristic	Symbol	Limits		Unit
			Min	Max	
	Operating Frequency Master Slave	$f_{op(m)}$ $f_{op(s)}$	dc dc	0.5 2.1	f_{op}^{***} MHz
1	Cycle Time Master Slave	$t_{cyc(m)}$ $t_{cyc(s)}$	2.0 480	— —	t_{cyc} ns
2	Enable Lead Time Master Slave	$t_{lead(m)}$ $t_{lead(s)}$	* 240	— —	ns
3	Enable Lag Time Master Slave	$t_{lag(m)}$ $t_{lag(s)}$	* 240	— —	ns
4	Clock (SCK) High Time Master Slave	$t_{w(SCKH)m}$ $t_{w(SCKH)s}$	340 190	— —	ns ns
5	Clock (SCK) Low Time Master Slave	$t_{w(SCKL)m}$ $t_{w(SCKL)s}$	340 190	— —	ns ns
6	Data Setup Time (Inputs) Master Slave	$t_{su(m)}$ $t_{su(s)}$	100 100	— —	ns ns
7	Data Hold Time (Inputs) Master Slave	$t_{h(m)}$ $t_{h(s)}$	100 100	— —	ns ns
8	Access Time (Time to data active from high impedance state) Slave	t_a	0	120	ns
9	Disable Time (Hold Time to High-Impedance State) Slave	t_{dis}	—	240	ns
10	Data Valid Master (Before Capture Edge) Slave (After Enable Edge)**	$t_{v(m)}$ $t_{v(s)}$	0.25 —	— 240	$t_{cyc(m)}$ ns
11	Data Hold Time (Outputs) Master (After Capture Edge) Slave (After Enable Edge)	$t_{ho(m)}$ $t_{ho(s)}$	0.25 0	— —	$t_{cyc(m)}$ ns
12	Rise Time (20% V_{DD} to 70% V_{DD} , $C_L = 200 \text{ pF}$) SPI Outputs (SCK, MOSI, MISO) SPI Inputs (SCK, MOSI, MISO, \overline{SS})	t_{rm} t_{rs}	— —	100 2.0	ns μs
13	Fall Time (70% V_{DD} to 20% V_{DD} , $C_L = 200 \text{ pF}$) SPI Outputs (SCK, MOSI, MISO) SPI Inputs (SCK, MOSI, MISO, \overline{SS})	t_{fm} t_{fs}	— —	100 2.0	ns μs

*Signal production depends on software.

**Assumes 200 pF load on all SPI pins.

***Note that the unit this specification uses is f_{op} (internal operating frequency), not MHz! In the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency, therefore 1.05 MHz maximum.

CDP68HC05D2

SERIAL PERIPHERAL INTERFACE (SPI) TIMING (Figure 29)

($V_{DD} = 3.3 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$)

Num.	Characteristic	Symbol	Limits		Unit
			Min	Max	
	Operating Frequency Master Slave	$f_{op(m)}$ $f_{op(s)}$	dc dc	0.5 1.0	f_{op}^{***} MHz
1	Cycle Time Master Slave	$t_{cyc(m)}$ $t_{cyc(s)}$	2.0 1.0	— —	t_{cyc} μs
2	Enable Lead Time Master Slave	$t_{lead(m)}$ $t_{lead(s)}$	* 500	— —	 ns
3	Enable Lag Time Master Slave	$t_{lag(m)}$ $t_{lag(s)}$	* 500	— —	 ns
4	Clock (SCK) High Time Master Slave	$t_{w(SCKH)m}$ $t_{w(SCKH)s}$	720 400	— —	μs ns
5	Clock (SCK) Low Time Master Slave	$t_{w(SCKL)m}$ $t_{w(SCKL)s}$	720 400	— —	μs ns
6	Data Setup Time (Inputs) Master Slave	$t_{su(m)}$ $t_{su(s)}$	200 200	— —	ns ns
7	Data Hold Time (Inputs) Master Slave	$t_{h(m)}$ $t_{h(s)}$	200 200	— —	ns ns
8	Access Time (Time to data active from high impedance state) Slave	t_a	0	250	ns
9	Disable Time (Hold Time to High-Impedance State) Slave	t_{dis}	—	500	ns
10	Data Valid Master (Before Capture Edge) Slave (After Enable Edge)**	$t_{v(m)}$ $t_{v(s)}$	0.25 —	— 500	$t_{cyc(m)}$ ns
11	Data Hold Time (Outputs) Master (After Capture Edge) Slave (After Enable Edge)	$t_{ho(m)}$ $t_{ho(s)}$	0.25 0	— —	$t_{cyc(m)}$ ns
12	Rise Time (20% V_{DD} to 70% V_{DD} , $C_L = 200 \text{ pF}$) SPI Outputs (SCK, MOSI, MISO) SPI Inputs (SCK, MOSI, MISO, \overline{SS})	t_{rm} t_{rs}	— —	200 2.0	ns μs
13	Fall Time (70% V_{DD} to 20% V_{DD} , $C_L = 200 \text{ pF}$) SPI Outputs (SCK, MOSI, MISO) SPI Inputs (SCK, MOSI, MISO, \overline{SS})	t_{fm} t_{fs}	— —	200 2.0	ns μs



*Signal production depends on software.

**Assumes 200 pF load on all SPI pins.

***Note that the unit this specification uses is f_{op} (internal operating frequency), not MHz! In the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency, therefore 0.5 MHz maximum.


2
MICRO-
CONTROLLERS

CDP68HC05D2




NOTE: MEASUREMENT POINTS ARE $V_{OL}, V_{OH}, V_{IL}, V_{IH}$

Fig. 27 - Timing Diagrams



(c) SPI Master Timing $CPOL = 0, CPHA = 0$

92CM-39372




(d) SPI Master Timing $CPOL = 1, CPHA = 0$

92CM-39372


NOTE: MEASUREMENT POINTS ARE V_{OL}, V_{OH}, V_{IL} AND V_{IH}

Fig. 27 - Timing Diagrams (Continued)

CDP68HC05D2



(e) SPI Slave Timing CPOL = 0, CPHA = 1




(f) SPI Slave Timing CPOL = 1, CPHA = 1


92CM-39372

NOTE: MEASUREMENT POINTS ARE V_{OL} , V_{OH} , V_{IL} , AND V_{IH} .

Fig. 27 - Timing Diagrams (Continued)



2
MICRO-CONTROLLERS



NOTE: MEASUREMENT POINTS ARE V_{OL} , V_{OH} , V_{IL} AND V_{IH}

92CM-39372

Fig. 27 - Timing Diagrams (Concluded)

December 1994

8-Bit Microcontroller Series

Features

The following are some of the hardware and software highlights of the CDP68HC05J3 family of HCMOS Microcomputers.

HARDWARE FEATURES

- HCMOS Technology
- 8-Bit Architecture
- Power-Saving STOP, WAIT, and Data Retention Modes
- Fully Static Operation
- On-Chip Memory
 - 2,352 bytes of ROM
 - 128 bytes of RAM
- 12 Bidirectional I/O Lines
 - 8 Software Programmable as Open Drain
 - 4 Interruptible Inputs
- Internal 16-Bit Timer
 - Output Compare
 - Input Capture
 - Separate Timer Oscillator Allows:
 - Timing During Power Saving Mode
 - Counting of External Events
- Self-Check Mode
- External, Timer, and Port B Interrupts
- Master Reset and Power-On Reset
- On-Chip Oscillator with RC or Crystal Mask Options
- CDP68HC05J3
 - 4.2MHz Operating Frequency (2.1MHz Internal Bus Frequency) at 5V; 2.0MHz at 3.0V
 - Single 3.0V to 8.0V Supply (2.0V Data Retention)
- CDP68HCL05J3
 - Lower Supply Current, I_{DD} in RUN, WAIT and STOP Modes at 5.5V, 3.6V and 2.4V
 - Single 2.4V to 6.0V Supply (2V Data Retention)
- CDP68HSC05J3
 - 8.0MHz Operating Frequency (4.0MHz Internal Bus Frequency)
 - Single 3.0V to 6.0V Supply (2.0V Data Retention)

SOFTWARE FEATURES

- Supports Full CDP68HC05 Instruction Set
- 8 x 8 Unsigned Multiply Instruction
- True Bit-Manipulation
- Two Power Saving Standby Modes
- Efficient Use of Program Space
- Memory Mapped I/O

Description

The CDP68HC05J3 HCMOS Microcomputer is a member of the CDP68HC05 family of single chip microcomputers. This 8-bit microcomputer unit (MCU) contains a CPU, 128 bytes of RAM, 2,352 bytes of masked ROM, a flexible 16-bit timer with input capture and output compare features, 12 bidirectional I/O lines (eight programmable as open drain outputs and four programmable as interruptible inputs), an on-chip oscillator, and an optional, independent oscillator for the 16-bit timer. The fully static design allows operation at frequencies down to DC, further reducing the already low, power consumption.

The timer can be used for pulse width measurements, timing, or event counting. Optionally, the timer can run off an oscillator that is independent of (and typically at a lower frequency than) the CPU oscillator. The dedicated timer oscillator allows timekeeping functions to be maintained during the low power STOP mode.

In conjunction with the open drain outputs, the four interruptible Port B lines can be used for switch scanning.

The interruptible port lines provide additional interrupts and can be used to exit the power down modes.


The CDP68HCL05J3 MCU device is a low-power version of the CDP68HC05J3 with lower power consumption in the RUN, WAIT, and STOP modes; and low voltage operation down to 2.4V.

The CDP68HSC05J3 MCU device is a high-speed version of the CDP68HC05J3 with up to 8.0MHz operation.


The CDP68HC05J3 family supports the full CDP68HC05 instruction set. Development can be performed with tools supplied by Harris or offered by numerous third party vendors. Available tools include assemblers, C compilers, and ICE systems.

The CDP68HC05J3 is supplied in a 20 lead dual-in-line plastic package (E suffix) and in a 20 lead small outline plastic package (M suffix).

Pinout



Block Diagram



Power Considerations

The average chip-junction temperature, T_J , in $^{\circ}\text{C}$ can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (\text{EQ. 1})$$

- Where: T_A = Ambient Temperature, $^{\circ}\text{C}$
 θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, $^{\circ}\text{C}/\text{W}$
 $P_D = P_{INT} + P_{I/O}$
 $P_{INT} = I_{CC} \times V_{CC}$, Watts - Chip Internal Power
 $P_{I/O}$ = Power Dissipation on Input and Output Pins - User Determined

For most applications $P_{I/O} < P_{INT}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:


$$P_D = K + (T_J + 273^{\circ}\text{C}) \quad (\text{EQ. 2})$$

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}\text{C}) + \theta_{JA} \cdot P_D^2 \quad (\text{EQ. 3})$$

Where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

PINS	R1	R2	C
$V_{DD} = 4.5\text{V}$: PA0-7, PB0-3	3.26 Ω	2.38 Ω	50pF
$V_{DD} = 3.0\text{V}$: PA0-7, PB0-3	10.19 Ω	6.32 Ω	50pF



EQUIVALENT TEST LOAD

Specifications CDP68HC05J3

Absolute Maximum Ratings

Supply Voltage (V_{DD})	-0.5V to +7.0V
Input Voltage (V_{IN})	V_{SS} -0.3V to V_{DD} +0.3V
Self-Check Mode (V_{IN}) IRQ Pin Only	V_{SS} -0.3V to 2 x V_{DD} +0.3V
Current Drain Per Pin (I)	
Excluding V_{DD} and V_{SS}	25mA
Storage Temperature Range (T_{STG})	-65°C to +150°C

Thermal Information

Thermal Resistance	θ_{JA}
Plastic DIP Package	60°C/W
Plastic SOIC Package	75°C/W
Junction Temperature	+150°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

Operating Temperature Range (T_A)	-40°C to +125°C	Input High Voltage	$(0.8 \cdot V_{DD})$ to V_{DD}
Low Power	0°C to +70°C		
High Speed	0°C to +70°C		

DC Electrical Specifications $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, Unless Otherwise Specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage	V_{OL}	$I_{LOAD} < 10\mu\text{A}$	-	-	0.1	V
	V_{OH}		$V_{DD} - 0.1$	-	-	V
Output High Voltage: PA0-7, PB0-3, TCMP	V_{OH}	$I_{LOAD} = -0.8\text{mA}$	$V_{DD} - 0.8$	-	-	V
Output Low Voltage: PA0-7, PB0-3, TCMP	V_{OL}	$I_{LOAD} = 1.6\text{mA}$	-	-	0.4	V
Input High Voltage: PA0-7, PB0-3, OSC1, TCAP/ TOSC1	V_{IH}		-	$0.5 \cdot V_{DD}$	$0.7 \cdot V_{DD}$	V
Input High Voltage: $\overline{\text{RESET}}$, $\overline{\text{IRQ}}$	V_{IH}		-	$0.5 \cdot V_{DD}$	3.5	V
Input Low Voltage: PA0-7, PB0-3, OSC1, TCAP/ TOSC1	V_{IL}		$0.3 \cdot V_{DD}$	$0.5 \cdot V_{DD}$	-	V
Input Low Voltage: $\overline{\text{RESET}}$, $\overline{\text{IRQ}}$	V_{IL}		0.8	$0.3 \cdot V_{DD}$	-	V
Input Hysteresis Voltage: $\overline{\text{RESET}}$, $\overline{\text{IRQ}}$	V_{HYS}		0.5	1.0	-	V
Data Retention Voltage	V_{RM}	0°C to +70°C	2	-	-	V
Supply Current (Notes 1, 2)						
RUN	I_{RUN}	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-	2.0	4.0	mA
WAIT	I_{WAIT}		-	0.8	1.6	mA
STOP	I_{STOP}		-	20	40	μA
I/O Ports Hi-Z Leakage Current: PA0-7, PB0-3	I_{IL}		-	-	± 10	μA
Input Current: $\overline{\text{RESET}}$, $\overline{\text{IRQ}}$, TCAP/TOSC1, OSC1	I_{IN}		-	-	± 1	μA
Capacitance: (Note 2)	C_{OUT}		-	-	12	pF
$\overline{\text{RESET}}$, $\overline{\text{IRQ}}$, TCAP/TOSC1, OSC1, PA0-7, PB0-3	C_{IN}		-	-	8	pF

NOTES:

- This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{IN} and V_{OUT} be constrained to the range $V_{SS} < (V_{IN} \text{ or } V_{OUT}) < V_{DD}$. Reliability of operation is enhanced if unused inputs except OSC2 are connected to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).
- Includes Ports used as Input/Output Pins, Ports used as Input only Pins; Ports used as Output only Pins.

Specifications CDP68HC05J3

DC Electrical Specifications $V_{DD} = 3.3V_{DC} \pm 10\%$, $V_{SS} = 0V_{DC}$, $T_A = -40^\circ C$ to $+125^\circ C$, Unless Otherwise Specified.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage	V_{OL}	$I_{LOAD} < 10\mu A$	-	-	0.1	V
	V_{OH}		$V_{DD} - 0.1$	-	-	V
Output High Voltage: PA0-7, PB0-3, TCMP	V_{OH}	$I_{LOAD} = -0.2mA$	$V_{DD} - 0.3$	-	-	V
Output Low Voltage: PA0-7, PB0-3, TCMP	V_{OL}	$I_{LOAD} = 0.4mA$	-	-	0.3	V
Input High Voltage: PA0-7, PB0-3, OSC1, TCAP/TOSC1	V_{IH}		-	$0.5 \cdot V_{DD}$	$0.7 \cdot V_{DD}$	V
Input High Voltage: \overline{RESET} , \overline{IRQ}	V_{IH}		-	$0.5 \cdot V_{DD}$	2.5	V
Input Low Voltage: PA0-7, PB0-3, OSC1, TCAP/TOSC1	V_{IL}		$0.2 \cdot V_{DD}$	$0.5 \cdot V_{DD}$	-	V
Input Low Voltage: \overline{RESET} , \overline{IRQ}	V_{IL}		0.5	$0.3 \cdot V_{DD}$	-	V
Input Hysteresis Voltage: \overline{RESET} , \overline{IRQ}	V_{HYS}		0.3	0.6	-	V
Data Retention Voltage	V_{RM}	$0^\circ C$ to $+70^\circ C$	2	-	-	V
Supply Current (Notes 1, 2)						
RUN	I_{RUN}	$T_A = -40^\circ C$ to $+125^\circ C$	-	1.2	2.4	mA
WAIT	I_{WAIT}		-	0.5	1.0	mA
STOP	I_{STOP}		-	10	20	μA
I/O Ports Hi-Z Leakage Current: PA0-7, PB0-3	I_{IL}		-	-	± 10	μA
Input Current: \overline{RESET} , \overline{IRQ} , TCAP/TOSC1, OSC1	I_{IN}		-	-	± 1	μA
Capacitance: (Note 2)	C_{OUT}		-	-	12	pF
\overline{RESET} , \overline{IRQ} , TCAP/TOSC1, OSC1, PA0-7, PB0-3	C_{IN}		-	-	8	pF

NOTES:

- This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{IN} and V_{OUT} be constrained to the range $V_{SS} < (V_{IN} \text{ or } V_{OUT}) < V_{DD}$. Reliability of operation is enhanced if unused inputs except OSC2 are connected to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).
- Includes Ports used as Input/Output Pins; Ports used as Input only Pins; Ports used as Output only Pins.

Control Timing $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Frequency Of Operation						
Crystal Option	f_{OSC}		-	-	4.2	MHz
External Clock Option	f_{OSC}		DC	-	4.2	MHz
Internal Operating Frequency						
Crystal ($f_{OSC} + 2$)	f_{OP}		-	-	2.1	MHz
External Clock ($f_{OSC} + 2$)	f_{OP}		DC	-	2.1	MHz
Cycle Time	t_{CYC}		480	-	-	ns
Crystal Oscillator Start-Up Time for AT-Cut Crystal	t_{OXOV}		-	-	100	ms

Specifications CDP68HC05J3

Control Timing $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$ (Continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Stop Recovery Start-Up Time (AT-Cut Crystal Oscillator)	t_{LCH}		-	-	100	ms
RESET Pulse Width	t_{RL}		1.5	-	-	t_{CYC}
Timer						
Resolution (Note 1)	t_{RES}		4.0	-	-	t_{CYC}
Input Capture Pulse Width	t_{TH}, t_{TL}		125	-	-	ns
Input Capture Pulse Period	t_{TLTL}		(Note 2)	-	-	t_{CYC}
Interrupt Pulse Width Low (Edge-Triggered)	t_{LIH}		125	-	-	ns
Interrupt Pulse Period	t_{LIH}		(Note 3)	-	-	t_{CYC}
OSC1 Pulse Width	t_{OH}, t_{OL}		90	-	-	ns

NOTES:

1. Since a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.
2. The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 t_{CYC}$.
3. The minimum period t_{LIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus $21 t_{CYC}$.


Control Timing $V_{DD} = 3.3V \pm 10\%$, $V_{SS} = 0V$, $T_A = -40^\circ C$ to $+125^\circ C$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Frequency Of Operation						
Crystal Option	f_{OSC}		-	-	2.0	MHz
External Clock Option	f_{OSC}		DC	-	2.0	MHz
Internal Operating Frequency						
Crystal ($f_{OSC} + 2$)	f_{OP}		-	-	1.0	MHz
External Clock ($f_{OSC} + 2$)	f_{OP}		DC	-	1.0	MHz
Cycle Time	t_{CYC}		1000	-	-	ns
Crystal Oscillator Start-up Time for AT-cut Crystal	t_{OXOV}		-	-	100	ms
Stop Recovery Start-up Time (AT-cut Crystal Oscillator)	t_{LCH}		-	-	100	ms
RESET Pulse Width	t_{RL}		1.5	-	-	t_{CYC}
Timer						
Resolution (Note 1)	t_{RES}		4.0	-	-	t_{CYC}
Input Capture Pulse Width	t_{TH}, t_{TL}		250	-	-	ns
Input Capture Pulse Period	t_{TLTL}		(Note 2)	-	-	t_{CYC}
Interrupt Pulse Width Low (Edge-Triggered)	t_{LIH}		250	-	-	ns
Interrupt Pulse Period	t_{LIH}		(Note 3)	-	-	t_{CYC}
OSC1 Pulse Width	t_{OH}, t_{OL}		200	-	-	ns

NOTES:

1. Since a 2-bit prescaler in the timer must count four internal cycles (t_{CYC}), this is the limiting minimum factor in determining the timer resolution.
2. The minimum period t_{TLTL} should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 t_{CYC}$.
3. The minimum period t_{LIL} should not be less than the number of cycle times it takes to execute the interrupt service routine plus $21 t_{CYC}$.

Control Timing Diagrams



- NOTES:
1. Represents the internal gating of the OSC1 pin.
 2. \overline{IRQ} pin edge-sensitive mask option.
 3. \overline{IRQ} pin level and edge-sensitive mask option.

RESET OR INTERRUPT VECTOR FETCH

FIGURE 1. STOP RECOVERY TIMING DIAGRAM




FIGURE 2. TIMER RELATIONSHIPS

Functional Pin Description, Input/Output Programming, Memory, CPU Registers, and Self-Check

This section provides a description of the functional pins, input/output programming, memory, CPU registers, and self-check features of the CDP68HC05J3.

FUNCTIONAL PIN DESCRIPTION

V_{DD} and V_{SS}

Power is supplied to the MCU using these two pins. V_{DD} is a positive voltage with respect to V_{SS} (ground).

IRQ (Maskable Interrupt Request)

IRQ is a programmable option which provides two different choices of interrupt triggering sensitivity. These options are:

1. negative edge-sensitive triggering only, or
2. both negative edge-sensitive and level-sensitive triggering.

In the latter case, either type of input to the IRQ pin will produce an interrupt. The MCU completes the current instruction before it responds to the interrupt request. When the IRQ pin goes low for at least one t_{ILH}, a logic one is latched internally to signify an interrupt has been requested. When the MCU completes its current instruction, the interrupt latch is tested. If the interrupt latch contains a logic one, and the interrupt mask bit (I bit) in the condition code register is clear, the MCU then begins the interrupt sequence.

If the option is selected to include level-sensitive triggering, then the IRQ input can be connected to V_{DD} via an external resistor to permit "wire ORed" operation. See **INTERRUPTS** for more detail concerning IRQ interrupts.

RESET

The RESET input is not required for start-up but can be used to reset the MCU internal state and provide an orderly software start-up procedure. Refer to **RESETS** for a detailed description.

TCAP/TOSCIN

The TCAP input controls the input capture feature for the on-chip programmable timer system. Refer to **Input Capture Register** for additional information. If bit 3 of the Oscillator Control Register (OCR) is set, then TOSCIN is used as the clock source for the internal timer. If bit 4 of the OCR is set then TOSCIN together with TOSCOUT can be used to create a crystal oscillator.

TCMP/TOSCOUT

The TCMP pin provides an output for the output compare feature of the on-chip timer system. Refer to **Output Compare Register** for additional information. If bit 4 of the Oscillator Control Register (OCR) is set, then TOSCOUT is used together with TOSCIN to create a crystal oscillator circuit.

OSCIN, OSCOUT

The CDP68HC05J3 family of MCUs can be configured, during device manufacturing, to accept either a crystal or an RC network to control the internal oscillator. The internal clocks are derived by a divide-by-two of the external oscillator frequency (f_{OSC}).

Crystal

The circuit shown in Figure 3C is recommended when using a crystal. The internal oscillator is designed to interface with an AT-Cut parallel resonant quartz crystal resonator in the frequency range specified for f_{OSC} in Control Timing. Use of an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Refer to **ELECTRICAL SPECIFICATIONS** for V_{DD} specifications.

	2MHz	4MHz	UNITS
R _S (Max)	400	75	Ω
C ₀	5	7	pF
C ₁	0.008	0.012	pF
C _{OSC1}	15-40	15-30	pF
C _{OSC2}	15-30	15-25	pF
R _P	10	10	MΩ
Q	30	40	K

FIGURE 3A. CRYSTAL RESONATOR PARAMETERS

Ceramic Resonator

A ceramic resonator may be used in place of the crystal in cost sensitive applications. The circuit in Figure 3C is recommended when using a ceramic resonator. Figure 3B lists the recommended capacitance and feedback resistance values. The manufacturer of the particular ceramic resonator being considered should be consulted for specific information.

	2MHz - 4MHz	UNITS
R _S (Typical)	10	Ω
C ₀	40	pF
C ₁	4.3	pF
C _{OSC1}	30	pF
C _{OSC2}	30	pF
R _P	1-10	MΩ
Q	1250	-

FIGURE 3B. CRYSTAL RESONATOR PARAMETERS




FIGURE 3C. CRYSTAL OSCILLATOR CONNECTIONS




FIGURE 3D. EQUIVALENT CRYSTAL CIRCUIT




FIGURE 3E. RC OSCILLATOR CONNECTIONS




FIGURE 3F. EXTERNAL CLOCK SOURCE CONNECTIONS

FIGURE 3. OSCILLATOR CONNECTIONS

RC

If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 3E.

External Clock

An external clock should be applied to the OSCIN input with the OSCOUT output not connected, as shown in Figure 3F. An external clock may be used with either the RC or crystal oscillator option. The t_{OXOV} or t_{LCH} specifications do not apply when using an external clock input. The equivalent specification of the external clock source should be used in lieu of t_{OXOV} or t_{LCH} .

PA0-PA7

These eight I/O lines comprise port A. The function of any pin is software programmable to be an input, an output, or an open drain output. All port A lines are configured as inputs during power-on or reset. Refer to Input/Output Programming for a detailed description of I/O programming.

PB0-PB3

These four lines comprise port B. The function of any pin is software programmable to be an input or an output. Additionally, each pin can be individually programmed to generate an interrupt when the pin is low. All port B lines are configured as inputs during power-on or reset. Refer to Input/Output Programming for a detailed description of I/O programming.

INPUT/OUTPUT PROGRAMMING

Parallel Ports

The 12 I/O lines associated with Ports A and B may be individually programmed as an input or an output. The direction of each pin is determined by the state of the corresponding bit in the port data direction register (DDR). A port pin is configured as an output if its corresponding DDR bit is set to a logic one. A pin is configured as an input if its corresponding DDR bit is cleared to a logic zero. At power-on or RESET, all DDRs are cleared, which configures all port A and B pins as inputs. The data direction registers are capable of being written to or read by the processor. Refer to Figure 4, Figure 5 and Table 1. During the programmed output state, a read of the data register actually reads the value of the output latch and not the I/O pin. As an example, if a port bit is set to be a high output and it is pulled low by an external load, reading the port will provide a high reading for that bit.




FIGURE 4A.





FIGURE 4B.



NOTES:

1. Denotes devices have same physical size, and are enhancement type.
2. IP = Input Protection.
3. Latch-up protection not shown.

FIGURE 4C.

FIGURE 4. TYPICAL PARALLEL I/O CIRCUITRY

TABLE 1. PORT A TRUTH TABLE

(NOTE 1) R/W	DDR	I/O PIN FUNCTION
0	0	The I/O pin is in input mode. Data is written into the output data latch
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in output mode. The output data latch is read.

NOTE:

1. R/W is an internal signal.

Port A0-A7

The Port A Data Register (DR) is located at \$000 and the Port A Data Direction Register (DDR) is located at \$002. In addition to data direction control provided by the Port A DDR, Port A I/O pins can be individually configured as open-drain N-FETs. Setting a bit in the Port A Open Drain Register (ODR, location \$004), configures the corresponding Port A output pin as an open drain, if the pin is set as an output in the Port A DDR. Setting a bit in the Port A ODR has no effect on pins that are programmed as inputs in the DDR, unless the pin is subsequently programmed as an output. A pin that is open drain will be high impedance when the Port A DR bit is high and it will be active low when the Port A DR bit is low.

All bits in the Port A DDR and ODR are cleared by power-on and RESET. Bits in the Port A DR are unaffected by power-on and RESET.

Port B0-B3

The Port B Data Register (DR) is located at \$001 and the Port B Data Direction Register (DDR) is located at \$003. In addition to data direction control provided by the Port B DDR, Port B I/O pins can be individually configured as low level sensitive interrupt inputs. Associated with each of the four pins of Port B is a bit in the Port B Interrupt Enable Register (IER, location \$005) and the Port B Interrupt Flag Register (IFR, location \$006).

Whenever a Port B pin is brought low (either pulled low by an external source, when the pin is programmed as an input, or set low in the Port B DR, when the pin is programmed as an output) the associated flag in the Port B IFR will be set. Even when the pin returns to a high level the IFR bit will remain set. The IFR bits can only be cleared by RESET or by explicitly writing a 0 to the bit in the IFR.

When interrupts are not enabled the IFR can be used to "capture" low going pulses on the Port B pins for later processing. Since even a narrow low pulse will set the IFR bit, the user can be assured not to miss a low event if the IFR is examined. Once the Port B DR bit returns high, the IFR bit should be cleared to "rearm" the IFR to capture the next pulse.

If a bit in the IFR is set, a Port B interrupt will be generated if the associated bit in the Port B IER is set and the CPU has enabled interrupts by clearing the I mask bit. See **INTERRUPTS** for more information. Generally the user will want to clear the appropriate IFR bit(s) before setting the Port B IER bit(s). This will insure only future events will trigger interrupts and not a past event which was "captured" by the IFR.




FIGURE 5. PORT B INTERRUPT LOGIC FUNCTIONAL DIAGRAM

CDP68HC05J3




FIGURE 6. ADDRESS MAP




FIGURE 7. PROGRAMMING MODEL




FIGURE 8. STACKING ORDER

A Port B interrupt can be cleared by clearing the enable bit in the IER or by resetting the corresponding bit in the IFR low. In the first case, since the IFR has not been cleared, setting the IER bit high, at any future time, will cause a Port B interrupt, unless the IFR bit is first cleared. In the second case, if the source of the interrupt is still exerting a low on the Port B pin, a new interrupt will immediately be forced, unless the IER bit was also cleared, prior to the IFR bit.

All bits in the Port B IFR, IER, and DDR are cleared by power-up and RESET. The Port B DR is unaffected by power-up and RESET. All unused bits in the Port B registers are read as 0's.

MEMORY

Figure 6 illustrates the address map of the J3. As shown the memory consists of 128 bytes of RAM between \$080 and \$0FF. The upper 64 bytes of RAM is used for a system stack which grows from higher addresses towards lower addresses. Locations \$100 through \$900 contain 2048 bytes of ROM for user code. A 240 byte "SelfCheck" routine is located from \$F00 through \$FF0 (see Selfcheck).

CPU REGISTER MODEL

The CPU contains five registers, as shown in the programing model of Figure 7. The interrupt stacking order is shown in Figure 8.

NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Accumulator (A)

The accumulator is an 8-bit general purpose register used to hold operands, results of the arithmetic calculations, and data manipulations.

Index Register (X)

The X register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit value which is used to create an effective address. The index register is also used for data manipulations with the read-modify-write type of instructions and as a temporary storage register when not performing addressing operations.

Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next instruction to be executed by the processor.

Stack Pointer (SP)

The stack pointer is a 12-bit register containing the address of the next free location on the pushdown/popup stack. When accessing memory, the most significant bits are permanently configured to 000011. These bits are appended to the six least significant register bits to produce an address within the range of \$0FF to \$0C0. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a reset stack pointer (RSP) instruction, the stack pointer is set to its upper limit (\$0FF). Nested interrupt and/or subroutines may use up to 64 (decimal) locations. When the 64 locations are exceeded, the stack pointer wraps around and points to its upper limit (\$0FF), thus, over-

writing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five RAM bytes.

Condition Code Register (CC)

The condition code register is a 5-bit register which indicates the results of the instruction just executed as well as the state of the processor. These bits can be individually tested by a program and specified action taken as a result of their state. Each bit is explained in the following paragraphs.

Half Carry Bit (H)

The H bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H bit is useful in binary coded decimal subroutines.

Interrupt Mask Bit (I)

When the I bit is set, all interrupts are disabled. Clearing this bit enables the interrupts. If an external interrupt occurs while the I bit is set, the interrupt is latched and processed after the I bit is next cleared; therefore, no interrupts are lost because of the I bit being set. An internal interrupt can be lost if it is cleared while the I bit is set (refer to **Programmable Timer Section** for more information).

Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logic one).

Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is zero.

Carry/Borrow (C)

Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

SELF-CHECK

The selfcheck capability of the CDP68HC05J3 MCU provides an internal check to determine if the device is functional. Selfcheck is performed using the circuit shown in the schematic diagram of Figure 9. As shown in the diagram, Port A pins PA0-PA3 are connected to light emitting diodes which display the result of the test. The selfcheck mode is entered by applying a $9V_{DC}$ input (through a $4.7k\Omega$ resistor) to the \overline{IRQ} pin (2) and a $5V_{DC}$ input (through a $4.7k\Omega$ resistor) to the TCAP pin (17) and then depressing the reset switch to execute a reset. After reset, the PA0 pin is first tested for a logic 1 (supplied by the LED) then the following seven tests are performed automatically:

I/O Test

Functionally exercises ports A and B.

RAM Test

Tests each RAM byte by incrementing from \$00 to \$FF then incrementing twice more to \$01. The value in the RAM location is tested after each increment.

CDP68HC05J3





FIGURE 9. SELF-CHECK CIRCUIT SCHEMATIC DIAGRAM



NOTES:

1. Internal timing signal and bus information is not available externally.
2. OSC1 line is not meant to represent frequency. It is only meant to represent time.
3. The next rising edge of the internal processor clock following the rising edge of $\overline{\text{RESET}}$ initiates the reset sequence.

FIGURE 10. POWER-ON RESET AND RESET

Port B Interrupt Tests

Tests for proper operation of interrupts on each of the four, Port B inputs.

Timer Test

Verifies counter register is properly advancing and checks OCF flags.

External Timer Clock Test

Verifies proper counting via the external oscillator pin (17).

ROM Test

Exclusive OR of all ROM locations with odd one's parity result.

Interrupts Test

Tests SWI, external, timer, and Port B interrupts.

Selfcheck results (using the LEDs as monitors) are shown in Table 2. The following subroutines are available to user programs and do not require any external hardware.

TABLE 2. SELFCHECK RESULTS

PA3	PA2	PA1	PA0	REMARKS
1	0	1	0	Failed RAM Test
1	0	1	1	Failed Port B Interrupt Tests
1	1	0	0	Failed 16-bit Timer Tests
1	1	0	1	Bad External Timer Oscillator
1	1	1	0	Failed ROM Checksum Test
1	1	1	1	Failed Interrupt Tests
Flashing				Good Device
All Others				Bad port A or B or Unknown Failure

0 Indicates LED is On; 1 Indicates LED is Off

Timer Test Subroutine

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. This subroutine is called at location \$FBC. The output compare register is first set to the current timer state. Because the timer is free running and has only a divide-by-four prescaler, each timer count cannot be tested. The test tracks the counter until the timer wraps around, triggering the output compare flag in the timer status register. RAM locations \$080 and \$081 are overwritten. Upon return to the user's program, X = 40. If the test passed, A = 0 and Z = 1.

Rom Checksum Test Subroutine

This subroutine returns with the Z bit cleared if any error is detected; otherwise, the Z bit is set. This subroutine is called at location \$F86 with RAM location \$083 equal to \$01 and A = 0. A short routine is set up and executed in RAM to compute a checksum of the entire ROM pattern. Upon return to the user's program, X = 0. If the test passed, A = 0 and Z = 1. RAM locations \$080 through \$083 are overwritten.

Resets, Interrupts, and Low Power Modes

RESETS

The MCU has two reset modes: an active low external reset pin (RESET) and a power-on reset function; refer to Figure 10.

RESET Pin

The RESET input pin is used to reset the MCU to provide an orderly software start-up procedure. When using the external reset mode, the RESET pin must stay low for a minimum of one and one half t_{CYC}. The RESET pin contains an internal Schmitt Trigger as part of its input to improve noise immunity.

Power-On Reset

The power-on reset occurs when a positive transition is detected on V_{DD}. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset.

If the crystal oscillator option is chosen, the power-on circuitry provides for a 4064 t_{CYC} delay from the time that the oscillator becomes active. If the external RESET pin is low at the end of the 4064 t_{CYC} time out, the processor remains in the reset condition until RESET goes high.

If the RC oscillator option is chosen, the power-on circuitry provides a 2 t_{CYC} delay from the time that the oscillator becomes active. If the external RESET pin is low at the end of the 2 t_{CYC} time out, the processor remains in the reset condition until RESET goes high. Table 3 shows the actions of the two resets on internal circuits, but not necessarily in order of occurrence (X indicates that the condition occurs for the particular reset).

INTERRUPTS

Systems often require that normal processing be interrupted so that some external event may be serviced. The CDP68HC05J3 may be interrupted by one of four different methods: either one of three maskable hardware interrupts (IRQ, Port B, or Timer) and one non-maskable software interrupt (SWI). Interrupts such as Timer and Port B have several flag and status bits which control the interrupt. Generally, interrupt flags are located in read-only status register, whereas their equivalent enable bits are located in associated control registers. The interrupt flags and enable bits are never contained in the same register. If the enable bit is a logic zero it blocks the interrupt from occurring but does not inhibit the flag from being set. Reset clears all enable bits to preclude interrupts during the reset procedure.

Generally, interrupt flags are located in read-only status register, whereas their equivalent enable bits are located in associated control registers. The interrupt flags and enable bits are never contained in the same register. If the enable bit is a logic zero it blocks the interrupt from occurring but does not inhibit the flag from being set. Reset clears all enable bits to preclude interrupts during the reset procedure.

The general sequence for clearing an interrupt is a software sequence of first accessing the status register while the interrupt flag is set, followed by a read or write of an associ-

ated register. When any of these interrupts occur, and if the enable bit is a logic 1, normal processing is suspended at the end of the current instruction execution. Interrupts cause the processor registers to be saved on the stack (see Figure 8) and the interrupt mask (I bit) set to prevent additional interrupts. The appropriate interrupt vector then points to the starting address of the interrupt service routine (refer to Figure 6 for vector location). Upon completion of the interrupt service routine, the RTI instruction (which is normally a part of the service routine) causes the register contents to be recovered from the stack followed by a return to normal processing. The stack order is shown in Figure 8.

A discussion of interrupts, plus a table listing vector addresses for all interrupts, including RESET, of the MCU is provided in Table 4.

Hardware Controlled Interrupt Sequence

The following three functions (RESET, STOP, and WAIT) are not in the strictest sense an interrupt; however, they are acted upon in a similar manner. Flowcharts for hardware interrupts are shown in Figure 11, and for STOP and WAIT are provided in Figure 12. A discussion is provided below.

- (a) **RESET** - A low input on the $\overline{\text{RESET}}$ input pin causes the program to vector to its starting address which is specified by the contents of memory locations \$FFE and \$FFF. The I bit in the condition code register is also set. Much of the MCU is configured to a known state during this type of reset as previously described in RESETS paragraph.
- (b) **STOP** - The STOP instruction causes the oscillator to be turned off and the processor to "sleep" until an external interrupt (IRQ or Port B interrupt) or a RESET or a TIMER interrupt occurs. Note that TIMER interrupts can only be generated if the external clock for the TIMER is enabled.
- (c) **WAIT** - The WAIT instruction causes all processor clocks to stop, but leaves the Timer running. This "rest" state of the processor can be cleared by RESET, an external interrupt (IRQ), Timer interrupt, or Port B interrupt.

TABLE 3. RESET ACTION ON INTERNAL CIRCUIT

CONDITION	RESET PIN	POWER-ON RESET
Oscillator Start-Up Delay Set to 4064 t _{CYC} (8128 Oscillator Cycles)	Note 1	X
Timer Prescaler Reset to Zero State	X	X
Timer Counter Configured to \$FFFC	X	X
Timer Output Compare (TCMP) Bit Reset to Zero	X	X
All Timer Interrupt Enable Bits Cleared (ICIE, OCIE, and TOIE) to Disable Timer Interrupts	X	X
Timer OLVL Bit is Cleared to Zero	X	X
All Oscillator Control Register Bits (EC, EOE, and NDEL) Cleared to Zero	X	X
Both Port A and Port B Data Direction Registers Cleared to Zero Configuring All Port Pins as Inputs	X	X
Port A Open Drain Register Cleared to Zero	X	X
All Port B Interrupt Enable Register Bits Cleared to Zero to Disable Interrupts	X	X
All Port B Interrupt Flag Register Bits Cleared (If a Pin is Low it's Bit Will Immediately Be Set)	X	X
Configure Stack Pointer to \$0FF	X	X
Force Internal Address to the RESET Vector (\$FFE)	X	X
Set Bit in Condition Code Register to a Logic One to Disable All Interrupts Except SWI	X	X
Clear External Interrupt Latch	X	X
Clear WAIT Latch	X	X
Clear Stop Latch	X (Note 2)	X

NOTES:

- 1. A delay of 2 t_{CYC} (4 oscillator cycles) is introduced when restarting with RESET, except from STOP mode.
- 2. 4064 t_{CYC} oscillator start-up time-out occurs.




FIGURE 11. HARDWARE INTERRUPT FLOWCHART




FIGURE 12. STOP/WAIT FLOWCHARTS

TABLE 4. VECTOR ADDRESSES FOR INTERRUPTS AND RESET

REGISTER	FLAG NAME	INTER-PTS	CPU INTERRUPT	VECTOR ADDRESS
N/A	N/A	Reset	RESET	\$FFE-\$FFF
N/A	N/A	Software	SWI	\$FFC-\$FFD
N/A	N/A	External Interrupt	IRQ	\$FFA-\$FFB
Timer Status (TCR)	ICF OCF TOF	Input Capture Output Compare Timer Overflow	TIMER	\$FF8-\$FF9
Port B Interrupt Flag Register (IRF)	Bit 0-3	Port B0-3 Interrupt	Port B0-B3	\$FF6-\$FF7

There are no special "WAIT" or "STOP" vectors for the interrupts. When the processor is released from the WAIT or STOP state, the same RESET and interrupt vectors are used as at all other times. The processor provides no indication that a WAIT or STOP state has been exited.

Software Interrupt (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask (I bit) in the condition code register. The interrupt service routine address is specified by the contents of memory location \$FFC and \$FFD.

External Interrupt

If the interrupt mask (I bit) of the condition code register has been cleared and the external interrupt pin (IRQ) has gone low, then the external interrupt is recognized. When the interrupt is recognized, the current state of the CPU is pushed onto the stack and the I bit is set. This masks further interrupts until the present one is serviced. The interrupt service routine address is specified by the contents of memory location \$FFA and \$FFB. Either a level-sensitive and negative edge-sensitive trigger, or a negative edge sensitive only trigger are available as a mask option. Figure 13 shows both a functional and mode timing diagram for the interrupt line. The timing diagram shows two different treatments of the interrupt line (IRQ) to the processor. The first method shows single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the number of cycles required to execute the interrupt service routine plus 21 cycles. Once a pulse occurs, the next pulse should not occur until the MCU software has exited the routine (an RTI occurs). The second configuration shows several interrupt lines "wire-ORed" to form the interrupts at the processor. Thus, if after servicing one interrupt the interrupt line remains low, then the next interrupt is recognized.

NOTE: The internal interrupt latch is cleared in the first part of the service routine; therefore, one (and only one) external interrupt pulse could be latched during t_{LIL} and serviced as soon as the I bit is cleared.





FIGURE 13A. EXTERNAL INTERRUPT FUNCTION DIAGRAM



NOTE:

Edge-Sensitive Trigger Condition - The minimum pulse width (t_{LIH}) is either 125ns ($V_{DD} = 5V$) or 250ns ($V_{DD} = 3V$). The period t_{LIL} should be less than the number of t_{CYC} cycles it takes to execute the interrupt service routine plus 21 t_{CYC} cycles.

Level-Sensitive Trigger Condition - If after servicing an interrupt the #IRQ remains low, then the next interrupt is recognized.

FIGURE 13B. EXTERNAL INTERRUPT MODE DIAGRAM

FIGURE 13.

Timer Interrupt

There are three different timer interrupt flags that will cause a timer interrupt whenever they are set and enabled. These three interrupt flags are found in the three most significant bits of the timer status register (TSR, location \$13) and all three will vector to the same interrupt service routine (\$FF8 - \$FF9). All interrupt flags have corresponding enable bits (ICE, OCIE, and TOIE) in the timer control register (TCR, location \$12). Reset clears all enable bits, thus preventing an interrupt from occurring during the reset time period. The actual processor interrupt is generated only if the I bit in the condition code register is also cleared. When the interrupt is recognized, the current machine state is pushed onto the stack and I bit is set. This masks further interrupts until the present one is serviced.

The interrupt service routine address is specified by the contents of memory locations \$FF8 and \$FF9. The general sequence for clearing an interrupt is a software sequence of accessing the status register while the flag is set, followed by a read or write of an associated register. Refer to **Programmable Timer** for additional information about the timer circuitry.






FIGURE 14. PROGRAMMABLE TIMER BLOCK DIAGRAM



NOTE:

1. The Counter Register and the Timer Control Register are the only ones affected by $\overline{\text{RESET}}$.


FIGURE 15. TIMER STATE DIAGRAM FOR RESET



NOTE:

1. If the input edge occurs in the shaded area from one timer state T10 to the other timer state T10 the input capture flag is set during the next state T11.


FIGURE 16. TIMER STATE TIMING DIAGRAM FOR INPUT CAPTURE



NOTES:

1. The CPU write to the Compare Register may take place at any time, but a compare only occurs at timer state T01. Thus a 4 cycle difference may exist between the write to the Compare Register and the actual compare.
2. Internal compare takes place during timer state T01.
3. OCF is set at the timer state T11 which follows the comparison match (\$FFED in this example).

FIGURE 17. TIMER STATE TIMING DIAGRAM FOR OUTPUT COMPARE



NOTE:

1. The TOF bit is set at timer state T11 (transition of the counter from \$FFFF to \$0000). It is cleared by a read of the Timer Status Register during the internal processor clock high time followed by a read of the Counter Low Register.

FIGURE 18. TIMER STATE DIAGRAM FOR TIMER OVERFLOW

Port B Interrupts

The four lines of the Port B can be used as level-sensitive interrupt inputs. The four lines share a common interrupt vector (\$FF6-\$FF7). To allow identification of the source of the interrupt, the Port B Interrupt Flag Register (IFR) is provided. The flag register contains a bit corresponding to each bit of Port B. The flags are set by applying a low level to the associated Port B pin. The source of the low level can either be external, when the pin is programmed as an input in the Port B DDR, or internal, when the pin is programmed as an output and the bit is set low in the Port B Data Register. The flags can only be cleared by explicitly writing to the IFR or by RESET or power-on. The flags are valid whether Port B interrupts are enabled or not.

Enabling Port B interrupts can be done for individual pins by setting the appropriate bit in the Port B Interrupt Enable Register (IER) high. If a Port B line has been enabled to generate interrupts and the interrupt mask (I bit) is clear, whenever the IFR flag goes high, an interrupt will be generated. The interrupt can be removed by clearing the IER bit or by clearing the IFR bit. After clearing the IFR bit, if the low is still present on the Port B pin, the interrupt will be immediately regenerated since the Port B interrupts are level-sensitive. For more information refer to Figure 5.

Low-Power Modes

STOP Instruction

The STOP instruction places the MCU in its lowest power consumption mode. In the STOP mode the internal oscillator is turned off, causing all internal processing to be halted' refer to Figure 12. During the STOP mode, the I bit in the condition code register is cleared to enable external interrupts (Port B interrupts must be enabled by setting the appropriate bits in the IER prior to entering STOP). All other registers and memory remain unaltered and all input/output lines remain unchanged. This continues until an external interrupt (IRQ or Port B) or a RESET is sensed, at which time the internal oscillator is turned on. If the external clock for the TIMER is enabled then TIMER overflow or compare interrupts can also release the CPU from STOP mode. The external interrupt or RESET causes the program counter to load a vector from memory locations \$FF6-\$FF7, \$FF8-\$FF9, \$FFA-\$FFB, or \$FFE-\$FFF which contain the starting address of the interrupt or RESET service routine.

WAIT Instruction

The WAIT instruction places the MCU in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock remains active, and all CPU processing is stopped; however, the programmable timer system remains active. Refer to Figure 12. During the WAIT mode, the I bit in the condition code register is cleared to enable all interrupts (Port Band Timer interrupts must be enabled by setting the appropriate bits in the IER or TCR prior to entering WAIT). All other registers and memory remain unaltered and all parallel input/output lines remain unchanged. This continues until any interrupt or RESET is sensed. At this time the program counter loads a vector from the memory location (\$FF6 through \$FFF) which contains the starting address of the interrupt or RESET service routine.

Data Retention Mode

The contents of RAM and CPU registers are retained at supply voltages as low as $2V_{DC}$. This is referred to as the Data Retention mode, where the data is held, but the device is not guaranteed to operate.

Programmable Timer

INTRODUCTION

The programmable timer, which is preceded by a fixed divide-by-four prescaler, can be used for many purposes, including input waveform measurements while simultaneously generating an output waveform. Pulse widths can vary from several microseconds to many seconds. A block diagram of the timer is shown in Figure 14 and timing diagrams are shown in Figures 15 through 18.

Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.

NOTE: The I bit in the condition code register should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur. This prevents interrupts from occurring between the time that the high and low byte are accessed.

The programmable timer capabilities are provided by using the following ten addressable 8-bit registers (note the high and low represent the significance of the byte). A description of each register is provided below.

- Timer Control Register (TCR) location \$12,
- Timer Status Register (TSR) location \$13,
- Input Capture High Register location \$14,
- Input Capture Low Register location \$15,
- Output Compare High Register location \$16,
- Output Compare Low Register location \$17,
- Counter High Register location \$18,
- Counter Low Register location \$19,
- Alternate Counter High Register location \$1A, and
- Alternate Counter Low Register location \$1B.

COUNTER

The key element in the programmable timer is a 16-bit free running counter, or counter register, preceded by a prescaler which divides the internal processor clock by four. The prescaler gives the timer a resolution of $2.0\mu s$ if the internal processor clock is 2.0MHz. The counter is clocked to increasing values during the low portion of the internal processor clock. Software can read the counter at any time without affecting its value.

The double byte free running counter can be read from either of two locations \$18 - \$19 (called counter register at this location), or \$1A - \$1B (counter alternate register at this location). If a read sequence containing only a read of the least signifi-

cant byte of the free running counter or counter alternate register first addresses the most significant byte (\$18, \$1A) it causes the least significant byte (\$19, \$1B) to be transferred to a buffer. This buffer value remains fixed after the first most significant byte "read" even if the user reads the most significant byte several times. This buffer is accessed when reading the free running counter or counter alternate register, if the most significant byte is read, the least significant byte must also be read in order to complete the sequence.

The free running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on-reset (POR), the counter is also configured to \$FFFC and begins running after the oscillator start-up delay. Because the free running counter is 16 bits preceded by a fixed divide-by-four prescaler, the value in the free running counter repeats every 262,144 MPU internal processor clock cycles. When the counter rolls over from \$FFFF to \$0000, the timer overflow flag (TOF) bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

OUTPUT COMPARE REGISTER

The output compare register is a 16-bit register, which is made up of two 8-bit registers at locations \$16 (most significant byte) and \$17 (least significant byte). The output compare register can be used for several purposes such as, controlling an output waveform or indicating when a period of time has elapsed. The output compare register is unique in that all bits are readable and writable and are not altered by the timer hardware. Reset does not affect the contents of this register and if the compare function is not utilized, the two bytes of the output compare register can be used as storage locations.

The contents of the output compare register are compared with the contents of the free running counter once during every four internal processor clocks. If a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLVL) bit is clocked (by the output compare circuit pulse) to an output level register. The values in the output compare register and the output level bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed time-out. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit, OCIE, is set.

After a processor write cycle to the output compare register containing the most significant byte (\$16), the output compare function is inhibited until the least significant byte (\$17) is also written. The user must write both byte (locations) if the most significant byte is written first. A write made only to the least significant byte (\$17) will not inhibit the compare function. The free running counter is updated every four internal processor clock cycles due to the internal prescaler. The minimum time required to update the output compare register is a function of the software program rather than the internal hardware. A processor write may be made to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear.

Because neither the output compare flag (OCF bit) nor the output compare register is affected by RESET, care must be exercised when initializing the output compare function with software. The following procedure is recommended:

- (1) Write the high byte of the output compare register to inhibit further compares until the low byte is written.
- (2) Read the timer status register to arm the OCF if it is already set.
- (3) Write the output compare register low byte to enable the output compare function with the flag clear.

The advantage of this procedure is that it prevents the OCF bit from being set between the time it is read and the write to the output compare register. A software example is shown below.

```
B716 STA  OCMPhi;  INHIBIT OUTPUT COMPARE
B613 LDA  TSTAT;   ARM OCF BIT IF SET
BF17 STX  OCMPlO;  READY FOR NEXT COMPARE
```

INPUT CAPTURE REGISTER

The two 8-bit registers which make up the 16-bit input capture register are read-only and are used to latch the value of the free running counter after a defined transition is sensed by the corresponding input capture edge detector. The level transition which triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register.

The result obtained by an input capture will be one more than the value of the free running counter on the rising edge of the internal processor clock preceding the external transition (refer to timing diagram shown in Figure 16). This delay is required for internal synchronization. Resolution is affected by the prescaler allowing the timer to only increment every four internal processor clock cycles.

After a read of the most significant byte of the input capture register (\$14), counter transfer is inhibited until the least significant byte (\$15) of the input capture register is also read. This characteristic forces the minimum pulse period attainable to be determined by the time used in the capture software routine and its interaction with the main program. The free running counter increments every four internal processor clock cycles due to the prescaler.

A read of the least significant byte (\$15) of the input capture register does not inhibit the free running counter transfer. Again, minimum pulse periods are ones which allow software to read the least significant byte (\$15) and perform needed operations. There is no conflict between the read of the input capture register and the free running counter transfer since they occur on opposite edges of the internal processor clock.

TIMER CONTROL REGISTER (TCR)

The timer control register (TCR, location \$12) is an 8-bit read/write register which contains five control bits. Three of these bits control interrupts associated with each of the three flag bits found in the timer status register (discussed below). The other two bits control: 1) which edge is significant to the capture edge detector (i.e., negative or positive), and 2) the next

value to be clocked to the output level register in response to a successful output compare. The timer control register and the free running counter are the only sections of the timer affected by RESET. The TCMP pin is forced low during external reset and stays low until a valid compare changes it to a high. The timer control register is illustrated below followed by a definition of each bit.

7	6	5	4	3	2	1	0
ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL

TCR (LOCATION \$12)

- B7, ICIE If the input capture interrupt enable (ICIE) bit is set, a timer interrupt is enabled when the ICF status flag (in the timer status register) is set. If the ICIE bit is clear, the interrupt is inhibited. The ICIE bit is cleared by RESET.
- B6, OCIE If the output compare interrupt enable (OCIE) bit is set, a timer interrupt is enabled whenever the OCF status flag is set. If the OCIE bit is clear, the interrupt is inhibited. The OCIE bit is cleared by RESET.
- B5, TOIE If the timer overflow interrupt enable (TOIE) bit is set, a timer interrupt is enabled whenever the TOF status flag (in the timer status register) is set. If the TOIE bit is clear, the interrupt is inhibited. The TOIE bit is cleared by RESET.
- B1, IEDG The value of the input edge (IEDG) bit determines which level transition on pin 1 will trigger a free running counter transfer to the input capture register. Reset does not affect the IEDG bit.
0 = negative edge
1 = positive edge
- B0, OLVL The value of the output level (OLVL) bit is clocked into the output level register by the next successful output compare and will appear at pin 2. This bit and the output level register are cleared by RESET.
0 = low output
1 = high output

TIMER STATUS REGISTER (TSR)

The timer status register (TSR) is an 8-bit register of which the three most significant bits contain read-only status information. These three bits indicate the following:

1. A proper transition has taken place at the TCAP pin with an accompanying transfer of the free running counter contents to the input capture register,
2. A match has been found between the free running counter and the output compare register, and
3. A free running counter transition from \$FFFF to \$0000 has been sensed (timer overflow).

The timer status register is illustrated below followed by a definition of each bit. Refer to timing diagrams shown in Figures 16, 17, and 18 for timing relationship to the timer status register bits.

7	6	5	4	3	2	1	0
ICF	OCF	TOF	0	0	0	0	0

TSR (LOCATION \$13)

- B7, ICF The input capture flag (ICF) is set when a proper edge has been sensed by the input capture edge detector. It is cleared by a processor access of the timer status register (with ICF set) followed by accessing the low byte (\$15) of the input capture register. Reset does not affect the input compare flag.
- B6, OCF The output compare flag (OCF) is set when the output compare register contents match the contents of the free running counter. The OCF is cleared by accessing the timer status register (with OCF set) and then accessing the low byte (\$17) of the output compare register. Reset does not affect the output compare flag.
- B5, TOF The timer overflow flag (TOF) bit is set by a transition of the free running counter from \$FFFF to \$0000. It is cleared by accessing the timer status register (with TOF set) followed by an access of the free running counter least significant byte (\$19). Reset does not affect the TOF bit.

Accessing the timer status register satisfies the first condition required to clear any status bits which happen to be set during the access. The only remaining step is to provide an access of the register which is associated with the status bit. Typically, this presents no problem for the input capture and output compare functions.

A problem can occur when using the timer overflow function and reading the free running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if: 1) the timer status register is read or written when TOF is set, and 2) the least significant byte of the free running counter is read but not for the purpose of servicing the flag. The counter alternate register at address \$1A and \$1B contains the same value as the free running counter (at address \$18 and \$19); therefore, this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

During STOP and WAIT instructions, the programmable timer functions as follows: during the wait mode, the timer continues to operate normally and may generate an interrupt to trigger the CPU out of the wait state; during the stop mode, the timer holds at its current state, retaining all data, and resumes operation from this point when an external interrupt is received.

OSCILLATOR CONTROL REGISTER (OCR)

The Oscillator Control Register (OCR, location \$11) is an 8-bit register which contains three functional bits. The bits control the source of the Timer input and the main CPU oscillator start-up delay following a STOP instruction. The operation of each bit is as described below:

7	6	5	4	3	2	1	0
0	0	0	EOE	ECC	NDEL	0	0

OCR (LOCATION \$11)

B4, EOE

Setting the EOE bit high configures the TCAP/TOSC1 and TCMP/TOSC2 as an oscillator amplifier. A crystal or ceramic resonator network can be connected across the two pins to form an oscillator. For accurate counting, after the EOE bit is set to configure the TCAP/TOSC1 and TCMP/TOSC2 as an oscillator amplifier and a crystal or resonator is connected across the two pins, the user should delay setting the ECC bit until the oscillator has stabilized (typically 2-5ms). RESET and power-up clear the EOE bit.

B3, ECC

Setting the ECC bit high connects the input of the Timer to the TCAP/TOSC1 pad. The signal at the TCAP/TOSC1 pin is divided by four and then applied to the Timer. This allows counting external events with a resolution of four, or use of a frequency different than the main CPU time base. An external clock source can be used, or the EOE bit can be set to allow use of a crystal or resonator. If the EOE bit is set to configure the TCAP/TOSC1 and TCMP/TOSC2 as an oscillator amplifier and a crystal or resonator is connected across the two pins, the user should delay setting the ECC bit until the oscillator has stabilized (typically 2-5ms). RESET and power-up clear the ECC bit.

B2, NDEL

Setting the NDEL bit high overrides the normal 4064 t_{CYC} delay which is introduced when exiting from STOP mode via an interrupt (RESET will clear the NDEL bit). Instead a 2 t_{CYC} delay will be introduced. When the RC oscillator mask option has been chosen, the delay is always 2 t_{CYC} and the NDEL bit has no effect. NDEL is cleared by RESET and power-up.

CDP6805F2 CDP6805F2C

CMOS High Performance Silicon Gate
8-Bit Microcontroller

November 1994

Hardware Features

- Typical Full Speed Operating Power @ 5V10mW
- Typical WAIT Mode Power3mW
- Typical STOP Mode Power5 μ W
- 64 Bytes of On-Chip RAM
- 1089 Bytes of On-Chip ROM
- 16 Bidirectional I/O Lines
- 4 Input-Only Lines
- Internal 8-Bit Timer With Software Programmable 7-Bit Prescaler
- External Timer Input
- External and Timer Interrupts
- Master Reset and Power-On Reset
- Single 3V to 6V Supply
- On-Chip Oscillator
- 1 μ s Cycle Time

Pinout

PACKAGE TYPES D AND E
TOP VIEW

RESET	1	28	V _{DD}
TRQ	2	27	TIMER
NUM	3	26	PC0
OSC1	4	25	PC1
OSC2	5	24	PC2
PA0	6	23	PC3
PA1	7	22	PB0
PA2	8	21	PB1
PA3	9	20	PB2
PA4	10	19	PB3
PA5	11	18	PB4
PA6	12	17	PB5
PA7	13	16	PB6
V _{SS}	14	15	PB7


Description

The CDP6805F2 Microcomputer (MCU) belongs to the CDP6805 Family of CMOS Microcomputers. This 8-bit MCU contains on-chip oscillator, CPU, RAM, ROM, I/O, and Timer. Fully static design allows operation at frequencies down to DC, further reducing its already low-power consumption. It is a low-power processor designed for low-end to mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor.

Software Features

- Versatile Interrupt Handling
- True Bit Manipulation
- 10 Addressing Modes
- Efficient Instruction Set
- Memory-Mapped I/O
- User-Callable Self-Check Routines
- Two Power-Saving Standby Modes

Block Diagram



CDP6805F2 CMOS MICROCOMPUTER

2
MICRO-CONTROLLERS

CDP6805F2, CDP6805F2C

The CDP6805F2 and CDP6805F2C devices are available in a 28-lead dual-in-line ceramic package (D suffix), and in a 28-lead dual-in-line plastic package (E suffix), in a 28-lead plastic chip-carrier package (N suffix).

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Ratings	Symbol	Value	Unit
Supply Voltage	V_{DD}	-0.3 to +8	V
All Input Voltages Except OSC1	V_{in}	$V_{SS} - 0.5$ to $V_{DD} + 0.5$	V
Current Drain per Pin Excluding V_{DD} and V_{SS}	I	10	mA
Operating Temperature Range CDP6805F2 CDP6805F2C	T_A	T_L to T_H 0 to 70 -40 to +85	°C
Storage Temperature Range	T_{stg}	-55 to +150	°C




Fig. 2 - Equivalent test load.




Fig. 3 - Typical operating current vs. internal frequency.

CDP6805F2, CDP6805F2C

DC ELECTRICAL CHARACTERISTICS ($V_{DD}=5\text{ Vdc} \pm 10\%$, $V_{SS}=0\text{ Vdc}$, $T_A=T_L$ to T_H , unless otherwise noted) (See Note 1)

Characteristics	Symbol	Min	Max	Unit
Output Voltage, $I_{Load} \leq 10.0\ \mu\text{A}$	V_{OL} V_{OH}	— $V_{DD}-0.1$	0.1 —	V
Output High Voltage ($I_{Load} = -200\ \mu\text{A}$) PA0-PA7, PB0-PB7	V_{OH}	4.1	—	V
Output Low Voltage, ($I_{Load} = 800\ \mu\text{A}$) PA0-PA7, PB0-PB7	V_{OL}	—	0.4	V
Input High Voltage Ports PA0-PA7, PB0-PB7, PC0-PC3 TIMER, IRQ, RESET OSC1	V_{IH}	$V_{DD}-2$ $V_{DD}-0.8$ $V_{DD}-1.5$	V_{DD} V_{DD} V_{DD}	V
Input Low Voltage, All Inputs	V_{IL}	V_{SS}	0.8	V
Total Supply Current ($C_L = 50\text{ pF}$ on Ports, No dc Loads, $t_{cyc} = 1\ \mu\text{s}$) RUN (Measured During Self-Check, $V_{IL} = 0.2\text{ V}$, $V_{IH} = V_{DD} - 0.2\text{ V}$) WAIT (See Note 2) STOP (See Note 2)	I_{DD}	— — —	4 1.5 150	mA mA μA
I/O Ports Input Leakage — PA0-PA7, PB0-PB7	I_{IL}	—	± 10	μA
Input Current — RESET, IRQ, TIMER, OSC1, PC0-PC3	I_{in}	—	± 1	μA
Output Capacitance — Ports A and B	C_{out}	—	12	pF
Input Capacitance — RESET, IRQ, TIMER, OSC1, PC0-PC3	C_{in}	—	8	pF


NOTES:

- Electrical Characteristics for $V_{DD} = 3\text{ V}$ available soon.
- Test Conditions for I_{DD} are as follows:
 All ports programmed as inputs
 $V_{IL} = 0.2\text{ V}$ (PA0-PA7, PB0-PB7, PC0-PC3)
 $V_{IH} = V_{DD} - 0.2\text{ V}$ for RESET, IRQ, TIMER
 OSC1 input is a square wave from 0.2 V to $V_{DD} - 0.2\text{ V}$
 OSC2 output load = 20 pF (WAIT I_{DD} is affected linearly by the OSC2 capacitance)

TABLE 1 — CONTROL TIMING CHARACTERISTICS ($V_{DD}=5\text{ Vdc} \pm 10\%$, $V_{SS}=0$, $T_A=T_L$ to T_H , $f_{osc}=4\text{ MHz}$, $t_{cyc}=1\ \mu\text{s}$)

Characteristics	Symbol	Min	Max	Unit
Crystal Oscillator Startup Time (See Figure 5)	t_{OXOV}	—	100	ms
Stop Recovery Startup Time — Crystal Oscillator (See Figure 6)	t_{ILCH}	—	100	ms
Timer Pulse Width (See Figure 4)	t_{TH}, t_{TL}	0.5	—	t_{cyc}
Reset Pulse Width (See Figure 5)	t_{RL}	1.5	—	t_{cyc}
Timer Period (See Figure 4)	t_{TLTL}	1	—	t_{cyc}
Interrupt Pulse Width (See Figure 15)	t_{LIH}	1	—	t_{cyc}
Interrupt Pulse Period (See Figure 15)	t_{LIL}	*	—	t_{cyc}
OSC1 Pulse Width (See Figure 7)	t_{OH}, t_{OL}	100	—	ns
Cycle Time	t_{cyc}	1000	—	ns
Frequency of Operation Crystal External Clock	f_{osc}	— dc	4 4	MHz

*The minimum period, t_{LIL} , should not be less than the number of t_{cyc} cycles it takes to execute the interrupt service routines plus 20 t_{cyc} cycles.



2
MICRO-CONTROLLERS






Fig. 4 - Timer relationships.



* Internal timing signal not available externally.

Fig. 5 - Power-on RESET and RESET.

CDP6805F2, CDP6805F2C



* Internal timing signals not available externally.

** Represents the internal gating of the OSC1 input pin.

92CS-37999

Fig. 6 - Stop recovery.

FUNCTIONAL PIN DESCRIPTION

VDD and VSS

Power is supplied to the MCU using these two pins. VDD is power and VSS is ground.

IRQ (MASKABLE INTERRUPT REQUEST)

IRQ is photomask option selectable with the choice of interrupt sensitivity being both level and negative edge or negative edge only. The MCU completes the current instruction before it responds to the request. If IRQ is low and the interrupt mask bit (I bit) in the condition code register is clear, the MCU begins an interrupt sequence at the end of the current instruction.

If the photomask option is selected to include level sensitivity, then the IRQ input requires an external resistor to VDD for "wire-OR" operation. See the Interrupt section for more detail.

RESET

The RESET input is not required for start-up but can be used to reset the MCU's internal state and provide an orderly software start-up procedure. Refer to the Resets section for a detailed description.

TIMER

The TIMER input may be used as an external clock for the on-chip timer. Refer to the Timer section for a detailed description.

NUM (NON-USER MODE)

This pin is intended for use in self-check only. User applications should leave this pin connected to ground through a 10 kilohm resistor.

OSC1, OSC2

The CDP6805F2 can be configured to accept either a crystal input or an RC network. Additionally, the internal clocks can be derived from either a divide-by-two or divide-by-four of the external frequency (f_{OSC}). Both of these options are photomask selectable.

RC — If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 7(b). The relationship between R and f_{OSC} is shown in Figure 8.

CRYSTAL — The circuit shown in Figure 7(a) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for f_{OSC} in the electrical characteristics table. Using an external CMOS oscillator is suggested when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Crystal frequency limits are also affected by VDD. Refer to Table 1, Control Timing Characteristics, for limits.

EXTERNAL CLOCK — An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 7(c). An external clock may be used with either the RC or crystal oscillator mask option. t_{OXO} or t_{LCH} do not apply when using an external clock input.

PA0-PA7


These eight I/O lines comprise Port A. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

CDP6805F2, CDP6805F2C



Crystal Parameters

	1 MHz	4 MHz	Units
R_{SMAX}	400	75	Ω
C_0	5	7	pF
C_1	0.008	0.012	μF
C_{OSC1}	15-40	15-30	pF
C_{OSC2}	15-30	15-25	pF
R_P	10	10	$M\Omega$
Q	30 k	40 k	—


Oscillator Waveform



(a) Crystal Oscillator Connections and Equivalent Crystal Circuit



(b) RC Oscillator Connection



(c) External Clock Source Connections




Fig. 7 - Oscillator connections.

92CS-38000

CDP6805F2, CDP6805F2C




Fig. 8 - Typical frequency vs. resistance for RC oscillator option only.

PB0-PB7

These eight lines comprise Port B. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

PC0-PC3

These four lines comprise Port C, a fixed input port. When Port C is read, the four most-significant bits on the data bus are "1s". There is no data direction register associated with Port C.

INPUT/OUTPUT PROGRAMMING

Any Port A or B pin may be software programmed as an input or output by the state of the corresponding bit in the port data direction register (DDR). A pin is configured as an output if its corresponding DDR bit is set to a logic "1". A pin is configured as an input if its corresponding DDR bit is cleared to a logic "0". At reset, all DDRs are cleared, which configures all port pins as inputs. A port pin configured as an output will output the data in the corresponding bit of its port data latch. Refer to Figure 9 and Table 2.




Fig. 9 - Typical I/O port circuitry.

92CS-38001

TABLE 2 - I/O PIN FUNCTIONS

R/W	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

CDP6805F2, CDP6805F2C

SELF-CHECK

The CDP6805F2 self-check is performed using the circuit in Figure 10. Self-check is initiated by tying NUM and TIMER pins to a logic "1" then executing a reset. After reset, the following five tests are executed automatically:

- I/O — Functionally Exercise Ports A, B, C
- RAM — Walking Bit Test
- ROM — Exclusive OR with ODD "1s" Parity Result
- Timer — Functionally Exercise Timer
- Interrupts — Functionally Exercise External and Timer Interrupts

Self-check results are shown in Table 3. The following subroutines are available to user programs and do not require any external hardware.

TABLE 3 — SELF-CHECK RESULTS

PB3	PB2	PB1	PB0	Remarks
1	0	1	1	Bad Timer
1	1	0	0	Bad RAM
1	1	0	1	Bad ROM
1	1	1	0	Bad Interrupt or Request Flag
All Cycling				Good Part
All Others				Bad Part

RAM SELF-CHECK SUBROUTINE

Returns with the Z bit clear if any error is detected; otherwise, the Z bit is set.

The RAM test must be called with the stack pointer at \$7F and the accumulator zeroed. When run, the test checks every RAM cell except for \$7F and \$7E which are assumed to contain the return address.

A and X are modified. All RAM locations except the top 2 are modified. (Enter at location \$78B.)

ROM CHECKSUM SUBROUTINE


Returns with Z bit cleared if any error was found; otherwise Z=1, X=0 on return, and A is zero if the test passed. RAM locations \$41-\$44 are overwritten. (Enter at location \$7A4.)

TIMER TEST SUBROUTINE

Return with Z bit cleared if any error was found; otherwise Z=1.

This routine runs a simple test on the timer. In order to work correctly as a user subroutine, the internal clock must be the clocking source and interrupts must be disabled. Also, on exit, the clock will be running and the interrupt mask will not be set, so the caller must protect himself from interrupts if necessary.

A and X register contents are lost; this routine counts how many times the clock counts in 128 cycles. The number of counts should be a power of two since the prescaler is a power of two. If not, the timer probably is not counting correctly. The routine also detects if the timer is running at all. (Enter at location \$7BE.)



92CS-38002

Fig. 10 — Self-check pinout configuration.


CDP6805F2, CDP6805F2C

MEMORY

The CDP6805F2 has a total address space of 2048 bytes of memory and I/O registers. The address space is shown in Figure 11.

The first 128 bytes of memory (first half of page zero) is comprised of the I/O port locations, timer locations, and 64 bytes of RAM. The next 1079 bytes comprise the user ROM. The 10 highest address bytes contain the reset and interrupt vectors.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power-up, the stack pointer is set to \$7F and it is decremented as data is pushed on the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 32 bytes of RAM are available for stack usage. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are available for program data storage.



* Reads of unused locations undefined

92CS-38003

Fig. 11 - Address map.

CDP6805F2, CDP6805F2C

REGISTERS

The CDP6805F2 contains five registers as shown in the programming model (Figure 12). The interrupt stacking order is shown in Figure 13.

ACCUMULATOR (A)

This accumulator is an 8-bit general purpose register used to hold operands and results of the arithmetic calculations and data manipulations.

INDEX REGISTER (X)


The X register is an 8-bit register which is used during the indexed modes of addressing. It provides the 8-bit operand which is used to create an effective address. The index register is also used for data manipulations with the read-modify-write type of instructions and as a temporary storage register when not performing addressing operations.

PROGRAM COUNTER (PC)

The program counter is an 11-bit register that contains the address of the next instruction to be executed by the processor.


STACK POINTER (SP)

The stack pointer is an 11-bit register containing the address of the next free location on the stack. When accessing memory, the six most-significant bits are appended to the five least-significant register bits to produce an address within the range of \$7F to \$60. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$7F). Nested interrupts and/or subroutines may use up to 32 (decimal) locations beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.



92CS-38004

Fig. 12 - Programming model.



92CS-38005

NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 13 - Stacking order.

CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register which indicates the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

HALF CARRY BIT (H) — The H bit is set to a "1" when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H bit is useful in binary coded decimal subroutines.

INTERRUPT MASK BIT (I) — When the I bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I bit is set, the interrupt is latched and is processed when the I bit is next cleared.

NEGATIVE (N) — Indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logical "1").

ZERO (Z) — Indicates that the result of the last arithmetic, logical, or data manipulation is zero.

CARRY/BORROW (C) — Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

RESETS

The CDP6805F2 has two reset modes: an active low external reset pin ($\overline{\text{RESET}}$) and a power-on reset function; refer to Figure 5.

$\overline{\text{RESET}}$

The $\overline{\text{RESET}}$ input pin is used to reset the MCU to provide an orderly software start-up procedure. When using the external reset mode, the $\overline{\text{RESET}}$ pin must stay low for a minimum of one t_{RL} . The $\overline{\text{RESET}}$ pin is provided with a Schmitt Trigger input to improve its noise immunity.

POWER-ON RESET

The power-on reset occurs when a positive transition is detected on V_{DD} . The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision

for a power-down reset. The power-on circuitry provides for a $1920 t_{\text{CYC}}$ delay from the time of the first oscillator operation. If the external $\overline{\text{RESET}}$ pin is low at the end of the 1920 time out, the processor remains in the reset condition.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit (TCR7) is cleared to a "0".
- Timer control register interrupt mask bit (TCR6) is set to a "1".
- All data direction register bits are cleared to a "0". All ports are defined as inputs.
- Stack pointer is set to \$7F.
- The internal address bus is forced to the reset vector (\$7FE, \$7FF).
- Condition code register interrupt mask bit (I) is set to a "1".
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports), the timer, etc., are not cleared by the reset conditions.

INTERRUPTS

Systems often require that normal processing be interrupted so that some external event may be serviced. The CDP6805F2 may be interrupted by one of three different methods, either one of two maskable interrupts (external input or timer) or a non-maskable software interrupt (SWI).

Interrupts cause the processor registers to be saved on the stack and the interrupt mask set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and return to normal processing. The stacking order is shown in Figure 13.

Unlike $\overline{\text{RESET}}$, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked, proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction. Refer to Figure 14 for the interrupt and instruction processing sequence.

TIMER INTERRUPT

Each time the timer decrements to zero (transitions from \$01 to \$00), the timer interrupt request bit (TCR7) is set. The processor is interrupted only if the timer mask bit (TCR6) and interrupt mask bit (I bit) are both cleared. When the interrupt is recognized, the current state of the machine is pushed on to the stack and the interrupt mask bit in the condition code register is set. This mask prevents further interrupts until the present one is serviced. The processor now vectors to the

timer interrupt service routine. The address for this service routine is specified by the contents of \$7F8 and \$7F9 unless the processor is in a WAIT mode, in which case the contents of \$7F6 and \$7F7 specify the timer service routine address. Software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.




Fig. 14 - RESET and INTERRUPT processing flowchart.

EXTERNAL INTERRUPT

Either level- and edge-sensitive or edge-sensitive only inputs are available as mask options. If the interrupt mask bit of the condition code register is cleared and the external interrupt pin (\overline{IRQ}) is "low" or a negative edge has set the internal interrupt flip-flop, then the external interrupt occurs. The action of the external interrupt is identical to the timer except that the service routine address is specified by the contents of \$7FA and \$7FB. Figure 15 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line (\overline{IRQ}) to the processor. The first method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time (t_{LIL}) is obtained by adding 20 instruction cycles (t_{CYC}) to the total number of cycles it takes to complete the service routine including the RTI in-



struction; refer to Figure 15. The second configuration shows many interrupt lines "wire ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the \overline{IRQ} remains low, then the next interrupt is recognized.

SOFTWARE INTERRUPT (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$7FC and \$7FD.

The following three functions are not strictly interrupts, however, they are tied very closely to the interrupts. These functions are \overline{RESET} , STOP, and WAIT.

\overline{RESET} — The \overline{RESET} input pin and the internal power-on reset function each cause the program to vector to an initialization program. This vector is specified by the contents



Edge Condition
The minimum pulse width (t_{LIH}) is one t_{CYC} . The period t_{LIL} should not be less than the number of t_{CYC} cycles it takes to execute the interrupt service routine plus 20 t_{CYC} cycles.

Mask Optional Level Sensitive
If after servicing an interrupt the \overline{IRQ} remains low, then the next interrupt is recognized.


92CS-38007

Fig. 15 - External interrupt.

of memory locations \$7FE and \$7FF. The interrupt mask of the condition code register is also set. See preceding section on Reset for details.

STOP — The STOP instruction places the CDP6805F2 in its lowest power consumption mode. In the STOP function, the internal oscillator is turned off causing all internal processing and the timer to be halted; refer to Figure 16.

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timing interrupts. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged. The processor can only be brought out of the STOP mode by an external IRQ or RESET.



92CS-38008

Fig. 16 – Stop function flowchart.

WAIT — The WAIT instruction places the CDP6805F2 in a low-power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock is disabled from all internal circuitry except the timer circuit; refer to Figure 17. Thus, all internal processing is halted, however, the timer continues to count normally.

During the WAIT mode, the I bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled by software prior to entering the WAIT mode to allow a periodic exit from the WAIT mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer WAIT interrupt) is serviced since the MCU is no longer in the WAIT mode.

TIMER

The MCU timer contains an 8-bit software programmable counter with a 7-bit software selectable prescaler. Figure 18 contains a block diagram of the timer. The counter may be preset under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit (i.e., bit 7 of the timer control register (TCR)) is set. Then, if the timer interrupt is not masked (i.e., bit 6 of the TCR and the I bit in the condition code register are both cleared) the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack and then fetches the timer vector address from locations \$7F8 and \$7F9 (or \$7F6 and \$7F7 if in the WAIT mode) in order to begin servicing.

The counter continues to count after it reaches zero allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter become stable, prior to the read portion of a cycle, and do not change during the read. The timer interrupt request bit remains set until cleared by the software. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6 = 1).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output within the range of + 1 to + 128 which is used as the counter input. The processor cannot write into or read from the prescaler, however, its contents are cleared to all "0s" by the write operation into TCR when bit 3 of the written data equals one. This allows for truncation-free counting.

The timer input can be configured for three different operating modes plus a disable mode depending on the value written to the TCR4 and TCR5 control bits. Refer to the Timer Control Register section.

TIMER INPUT MODE 1

If TCR5 and TCR4 are both programmed to a "0", the input to the timer is from an internal clock and the TIMER input pin is disabled. The internal clock mode can be used for




Fig. 17 - WAIT function flowchart.

periodic interrupt generation as well as a reference in frequency and event measurement. The internal clock is the instruction cycle clock. During a WAIT instruction, the internal clock to the timer continues to run at its normal rate.

TIMER INPUT MODE 2

With TCR5=0 and TCR4=1, the internal clock and the TIMER input pin are ANDed to form the timer input signal. This mode can be used to measure external pulse widths. The external timer input pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is ± one internal clock and therefore, accuracy improves with longer input pulse widths.

TIMER INPUT MODE 3


If TCR5=1 and TCR4=0, all inputs to the timer are disabled.

TIMER INPUT MODE 4

If TCR5=1 and TCR4=1, the internal clock input to the timer is disabled and the TIMER input pin becomes the input to the timer. The timer can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts. The counter is clocked on the falling edge of the external signal.

Figure 18 shows a block diagram of the timer subsystem. Power-on reset and the STOP instruction invalidate the contents of the counter.

CDP6805F2, CDP6805F2C




NOTES:

1. Prescaler and 8-bit counter are clocked falling edge of the internal clock (AS) or external input.
2. Counter is written to during Data Strobe (DS) and counts down continuously.

92CM-38034R1

Fig. 18 - Programmable timer/counter block diagram.

TIMER CONTROL REGISTER (TCR)



All bits in this register except bit 3 are read/write bits.

TCR7 – Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic “1”

- 1 – Set whenever the counter decrements to zero or under program control.
- 0 – Cleared on external RESET, power-on reset, STOP instruction, or program control.

TCR6 – Timer interrupt mask bit: when this bit is a logic “1”, it inhibits the timer interrupt to the processor.

- 1 – Set on external RESET, power-on reset, STOP instruction, or program control.
- 0 – Cleared under program control.

TCR5 – External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by RESET.)

- 1 – Select external clock source.
- 0 – Select internal clock source.

TCR4 – External enable bit: control bit used to enable the external TIMER pin. (Unaffected by RESET.)

- 1 – Enable external TIMER pin.
- 0 – Disable external TIMER pin.

TCR5	TCR4	Function
0	0	Internal Clock to Timer
0	1	AND of Internal Clock and TIMER Pin to Timer
1	0	Inputs to Timer Disabled
1	1	TIMER Pin to Timer

TCR3 – Timer Prescaler Reset bit: writing a “1” to this bit resets the prescaler to zero. A read of this location always indicates “0”. (Unaffected by RESET.)

TCR2, TCR1, TCR0 – Prescaler select bits: decoded to select one of eight outputs on the prescaler. (Unaffected by RESET.)

Prescaler

TCR2	TCR1	TCR0	Result
0	0	0	+1
0	0	1	+2
0	1	0	+4
0	1	1	+8
1	0	0	+16
1	0	1	+32
1	1	0	+64
1	1	1	+128

CDP6805G2 CDP6805G2C

CMOS High Performance Silicon Gate
8-Bit Microcontroller


November 1994

Features

- Typical Full Speed Operating Power at 5V 12mW
- Typical WAIT Mode Power 4mW
- Typical STOP Mode Power 5µW
- Fully Static Operation
- On-Chip RAM 112 Bytes
- On-Chip ROM 2106 Bytes
- Bidirectional I/O Lines 32
- High Current Drive
- Internal 8-Bit Timer With Software Programmable 7-Bit Prescaler
- External Timer Input
- External Interrupts And Timer Interrupts
- Self Check Mode
- Master Reset And Power On/Reset
- Single 3V to 6V Supply
- On-Chip Oscillator With RC or Crystal Mask Options
- True Bit Manipulation
- Addressing Modes With Indexed Addressing for Tables

Pinout

PACKAGE TYPES D AND E
TOP VIEW




Description

The CDP6805G2 Microcomputer Unit (MCU) belongs to the CDP6805 Family of Microcomputers. This 8-bit MCU contains on chip oscillator, CPU, RAM, ROM, I/O, and Timer. The fully static design allows operation at frequencies down to DC, further reducing its already low power consumption. It is a low power processor designed for low end to mid

range applications in the consumer, automotive, industrial and communications markets where very low power consumption constitutes an important factor. The CDP6805G2 and CDP6805G2C are available in a 40 lead dual-in-line plastic package (E suffix) and in a 40 lead dual-in-line sidebraced ceramic package (D suffix).

Block Diagram



2
MICRO-CONTROLLERS

CDP6805G2, CDP6805G2C

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Ratings	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3 to +8	V
All Input Voltages Except OSC1	V _{in}	V _{SS} -0.5 to V _{DD} +0.5	V
Current Drain Per Pin Excluding V _{DD} and V _{SS}	I	10	mA
Operating Temperature Range	T _A	T _L T _H	°C
CDP6805G2		0 to +70	
CDP6805G2C		-40 to +85	
Storage Temperature Range	T _{stg}	-55 to +150	°C
Current Drain Total (PD4-PD7 only)	I _{OH}	40	mA

THERMAL CHARACTERISTICS

Characteristics	Symbol	Value	Unit
Thermal Resistance	θ_{JA}	100	°C/W
Plastic		50	
Ceramic			

This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}. Reliability of operation is enhanced if unused inputs except OSC2 and NUM are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

Port	R ₁	R ₂
B and C	24.3 kΩ	4.32 kΩ
A, PD0-PD3	1.21 kΩ	3.1 kΩ
PD4-PD7	300 Ω	1.64 kΩ




Fig. 2 - Equivalent test load.




Fig. 3 - Typical operating current vs. internal frequency.

CDP6805G2, CDP6805G2C

DC ELECTRICAL CHARACTERISTICS ($V_{DD}=3\text{ Vdc}$, $V_{SS}=0\text{ Vdc}$, $T_A=T_L$ to T_H , unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage $I_{Load} \leq 1\ \mu\text{A}$	V_{OL} V_{OH}	— $V_{DD}-0.1$	0.1 —	V V
Output High Voltage ($I_{Load} = -50\ \mu\text{A}$) PB0-PB7, PC0-PC7	V_{OH}	1.4	—	V
($I_{Load} = -0.5\ \text{mA}$) PA0-PA7, PD0-PD3	V_{OH}	1.4	—	V
($I_{Load} = -2\ \text{mA}$) PD4-PD7	V_{OH}	1.4	—	V
Output Low Voltage ($I_{Load} = 300\ \mu\text{A}$) All Ports PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	V_{OL}	—	0.3	V
Input High Voltage Ports PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	V_{IH}	2.7	V_{DD}	V
TIMER, $\overline{\text{IRQ}}$, RESET	V_{IH}	2.7	V_{DD}	V
OSC1	V_{IH}	2.7	V_{DD}	V
Input Low Voltage All Inputs	V_{IL}	V_{SS}	0.3	V
Total Supply Current (no dc Loads, $t_{cyc}=5\ \mu\text{s}$)				
RUN (measured during self-check, $V_{IL}=0.1\ \text{V}$, $V_{IH}=V_{DD}-0.1\ \text{V}$)	I_{DD}	—	0.5	mA
WAIT (See Note)	I_{DD}	—	200	μA
STOP (See Note)	I_{DD}	—	100	μA
I/O Ports Input Leakage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	I_{IL}	—	5	μA
Input Current RESET, $\overline{\text{IRQ}}$, TIMER, OSC1	I_{in}	—	± 1	μA
Capacitance Ports	C_{out}	—	12	pF
RESET, $\overline{\text{IRQ}}$, TIMER, OSC1	C_{in}	—	8	pF

DC ELECTRICAL CHARACTERISTICS ($V_{DD}=5\ \text{Vdc} \pm 10\%$, $V_{SS}=0\ \text{Vdc}$, $T_A=T_L$ to T_H , unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage $I_{Load} \leq 10\ \mu\text{A}$	V_{OL} V_{OH}	— $V_{DD}-0.1$	0.1 —	V V
Output High Voltage ($I_{Load} = -100\ \mu\text{A}$) PB0-PB7, PC0-PC7	V_{OH}	2.4	—	V
($I_{Load} = -2\ \text{mA}$) PA0-PA7, PD0-PD3	V_{OH}	2.4	—	V
($I_{Load} = -8\ \text{mA}$) PD4-PD7	V_{OH}	2.4	—	V
Output Low Voltage ($I_{Load} = 800\ \mu\text{A}$) All Ports PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	V_{OL}	—	0.4	V
Input High Voltage Ports PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	V_{IH}	$V_{DD}-2$	V_{DD}	V
TIMER, $\overline{\text{IRQ}}$, RESET, OSC1	V_{IH}	$V_{DD}-0.8$	V_{DD}	V
Input Low Voltage All Inputs	V_{IL}	V_{SS}	0.8	V
Total Supply Current ($C_L = 50\ \text{pF}$ on Ports, no dc Loads, $t_{cyc} = 1\ \mu\text{s}$)				
RUN (measured during self-check, $V_{IL} = 0.2\ \text{V}$, $V_{IH} = V_{DD} - 0.2\ \text{V}$)	I_{DD}	—	4	mA
WAIT (See Note)	I_{DD}	—	1.5	mA
STOP (See Note)	I_{DD}	—	150	μA
I/O Ports Input Leakage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	I_{IL}	—	± 10	μA
Input Current RESET, $\overline{\text{IRQ}}$, TIMER, OSC1	I_{in}	—	± 1	μA
Capacitance Ports	C_{out}	—	12	pF
RESET, $\overline{\text{IRQ}}$, TIMER, OSC1	C_{in}	—	8	pF

NOTE: Test conditions for I_{DD} are as follows:
 All ports programmed as inputs
 $V_{IL} = 0.2\ \text{V}$ (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7)

$V_{IH} = V_{DD} - 0.2\ \text{V}$ for RESET, $\overline{\text{IRQ}}$, TIMER
 OSC1 input is a squarewave from 0.2 V to $V_{DD} - 0.2\ \text{V}$
 OSC2 output load = 20 pF (wait I_{DD} is affected linearly by the
 OSC2 capacitance).

2
MICRO-CONTROLLERS

CDP6805G2, CDP6805G2C

TABLE 1 – CONTROL TIMING

(V_{DD} = 5 Vdc ± 10%, V_{SS} = 0, T_A = T_L to T_H, f_{osc} = 4 MHz)

Characteristics	Symbol	Min	Max	Unit
Crystal Oscillator Startup Time (Figure 5)	t _{OXOV}	–	100	ms
Stop Recovery Startup Time (Crystal Oscillator) (Figure 6)	t _{ILCH}	–	100	ms
Timer Pulse Width (Figure 4)	t _{TH} , t _{TL}	0.5	–	t _{cyc}
Reset Pulse Width (Figure 5)	t _{RL}	1.5	–	t _{cyc}
Timer Period (Figure 4)	t _{TTL}	1	–	t _{cyc}
Interrupt Pulse Width Low (Figure 15)	t _{ILIH}	1	–	t _{cyc}
Interrupt Pulse Period (Figure 15)	t _{ILIL}	*	–	t _{cyc}
OSC1 Pulse Width	t _{OH} , t _{OL}	100	–	ns
Cycle Time	t _{cyc}	1000	–	ns
Frequency of Operation				
Crystal	f _{osc}	–	4	MHz
External Clock	f _{osc}	DC	–	MHz

*The minimum period t_{ILIL} should not be less than the number of t_{cyc} cycles it takes to execute the interrupt service routines plus 20 t_{cyc} cycles.





Fig. 4 – Timer relationships.



* INTERNAL TIMING SIGNAL AND BUS INFORMATION NOT AVAILABLE EXTERNALLY
 ** OSC1 LINE IS NOT MEANT TO REPRESENT FREQUENCY. IT IS ONLY USED TO REPRESENT TIME.

92CM-38103

Fig. 5 – Power-on RESET and RESET.

CDP6805G2, CDP6805G2C




Fig. 6 - Stop recovery and power-on RESET.

FUNCTIONAL PIN DESCRIPTION

V_{DD} and V_{SS}

Power is supplied to the MCU using these two pins. V_{DD} is power and V_{SS} is ground.

$\overline{\text{IRQ}}$ (MASKABLE INTERRUPT REQUEST)

$\overline{\text{IRQ}}$ is mask option selectable with the choice of interrupt sensitivity being both level- and negative-edge or negative-edge only. The MCU completes the current instruction before it responds to the request. If $\overline{\text{IRQ}}$ is low and the interrupt mask bit (I bit) in the condition code register is clear, the MCU begins an interrupt sequence at the end of the current instruction.

If the mask option is selected to include level sensitivity, then the $\overline{\text{IRQ}}$ input requires an external resistor to V_{DD} for "wire-OR" operation. See the Interrupt section for more detail.

RESET

The RESET input is not required for start-up but can be used to reset the MCU's internal state and provide an orderly software start-up procedure. Refer to the Reset section for a detailed description.

TIMER

The TIMER input may be used as an external clock for the on-chip timer. Refer to Timer section for a detailed description.

NUM - NON-USER MODE

This pin is intended for use in self-check only. User applications should connect this pin to ground through a 10 k Ω resistor.

OSC1, OSC2

The CDP6805G2 can be configured to accept either a crystal input or an RC network. Additionally, the internal clocks can be derived by either a divide-by-two or divide-by-four of the external frequency (f_{OSC}). Both of these options are mask selectable.

RC - If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 7(b). The relationship between R and f_{OSC} is shown in Figure 8.


CRYSTAL - The circuit shown in Figure 7(a) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for f_{OSC} in the electrical characteristics table. Using an external CMOS oscillator is suggested when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Crystal frequency limits are also affected by V_{DD}. Refer to Control Timing Characteristics for limits. See Table 1.

EXTERNAL CLOCK - An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 7(c). An external clock may be used with either the RC or crystal oscillator mask option. t_{OXOV} or t_{LCH} do not apply when using an external clock input.


CDP6805G2, CDP6805G2C

	1 MHz	4 MHz	Units
R_{SMAX}	400	75	Ω
C_0	5	7	μF
C_1	0.008	0.012	μF
C_{OSC1}	15-40	15-30	μF
C_{OSC2}	15-30	15-25	μF
R_P	10	10	$M\Omega$
Q	30	40	—

Crystal Parameters




Crystal Oscillator Connections




Equivalent Crystal Circuit

(a)



(b) RC Oscillator Connection



(c) External Clock Source Connections

Fig. 7 - Oscillator connections.




Fig. 8 - Typical frequency vs. resistance for RC oscillator option only.

CDP6805G2, CDP6805G2C

PA0-PA7

These eight I/O lines comprise Port A. The state of any pin is software programmable. Refer to Input/Output Programming section for a detailed description.

PB0-PB7

These eight lines comprise Port B. The state of any pin is software programmable. Refer to Input/Output Programming section for a detailed description.

PC0-PC7

These eight lines comprise Port C. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

PD0-PD7

These eight lines comprise Port D. PD4-PD7 also are capable of driving LED's directly. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

INPUT/OUTPUT PROGRAMMING

Any port pin may be software programmed as an input or output by the state of the corresponding bit in the port Data Direction Register (DDR). A pin is configured as an output if its corresponding DDR bit is set to a logic '1.' A pin is configured as an input if its corresponding DDR bit is cleared to a logic '0.' At reset, all DDRs are cleared, which configures all port pins as inputs. A port pin configured as an output will output the data in the corresponding bit of its port data latch. Refer to Figure 9 and Table 2.




Fig. 9 - Typical port I/O circuitry.

TABLE 2 - I/O PIN FUNCTIONS

R/ \bar{W}	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

CDP6805G2, CDP6805G2C

SELF-CHECK

The CDP6805G2 self-check is performed using the circuit in Figure 10. Self-check is initiated by tying NUM and TIMER pins to a logic 1 then executing a reset. After reset, five subroutines are called that execute the following tests:

- I/O—Functionally exercise port A, B, C, D
- RAM—Walking bit test
- ROM—Exclusive OR with odd 1's parity result
- Timer—Functionally exercise timer
- Interrupts—Functionally exercise external and timer interrupts

Self-check results are shown in Table 3. The following subroutines are available to user programs and do not require any external hardware.

RAM SELF-CHECK SUBROUTINE

Returns with the Z-bit clear if any error is detected; otherwise the Z-bit is set.

The RAM test must be called with the stack pointer at \$07F. When run, the test checks every RAM cell except for \$07F and \$07E which are assumed to contain the return address.

A and X are modified. All RAM locations except the top 2 are modified. (Enter at location \$1F80.)

ROM CHECKSUM SUBROUTINE

Returns with Z-bit cleared if any error was found, otherwise Z = 1. X = 0 on return, and A is zero if the test passed. RAM locations \$040-\$043 are overwritten. (Enter at location \$1F9B.)

TIMER TEST SUBROUTINE

Return with Z-bit cleared if any error was found; otherwise Z = 1.

This routine runs a simple test on the timer. In order to work correctly as a user subroutine, the internal clock must be the clocking source and interrupts must be disabled. Also, on exit, the clock will be running and the interrupt mask not set so the caller must protect himself from interrupts if necessary.

A and X register contents are lost; this routine counts how many times the clock counts in 128 cycles. The number of counts should be a power of two since the prescaler is a power of two. If not, the timer probably is not counting correctly. The routine also detects if the timer is running at all. (Enter at location \$1FB5.)

MEMORY

The CDP6805G2 has a total address space of 8192 bytes of memory and I/O registers. The address space is shown in Figure 11.





Fig. 10 - Self-check circuit.

CDP6805G2, CDP6805G2C

TABLE 3 — SELF-CHECK RESULTS

PD3	PD2	PD1	PD0	Remarks
1	0	1	0	Bad I/O
1	0	1	1	Bad Timer
1	1	0	0	Bad RAM
1	1	0	1	Bad ROM
1	1	1	0	Bad Interrupt or Request Flag
All Cycling				Good Part
All Others				Bad Part



*Reads of unused locations undefined.

Fig. 11 - Address map.

CDP6805G2, CDP6805G2C

The first 128 bytes of memory (first half of page zero) is comprised of the I/O port locations, timer locations, and 112 bytes of RAM. The next 2096 bytes comprise the user ROM. The 10 highest address bytes contain the reset and interrupt vectors.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power-up, the stack pointer is set to \$007F and it is decremented as data is pushed on the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 64 bytes of RAM is available for stack usage. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage.

REGISTERS

The CDP6805G2 contains five registers as shown in the programming model in Figure 12. The interrupt stacking order is shown in Figure 13.

ACCUMULATOR (A)

This accumulator is an 8-bit general purpose register used for arithmetic calculations and data manipulations.

INDEX REGISTER (X)

The X register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit operand which is used to create an effective address. The index register is also used for data manipulations with the read/modify/write type of instructions and as a temporary storage register when not performing addressing operations.

PROGRAM COUNTER (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed by the processor.

STACK POINTER (SP)

The stack pointer is a 13-bit register containing the address of the next free location on the stack. When accessing memory, the seven most-significant bits are permanently set to 0000001. These seven bits are appended to the six least-significant register bits to produce an address within the range of \$007F to \$0040. The stack area of RAM is used to store the return address on subroutine calls and the





Fig. 12 - Programming Model.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 13 - Stacking order.

machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$007F). Nested interrupts and/or subroutines may use up to 64 (decimal) locations, beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.

CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register which indicates the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

HALF CARRY BITS (H) — The H-bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H-bit is useful in binary coded decimal subroutines.

INTERRUPT MASK BIT (I) — When the I-bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I-bit is set, the interrupt is latched and is processed when the I-bit is next cleared.

NEGATIVE (N) — Indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logical one).

ZERO (Z) — Indicates that the result of the last arithmetic, logical, or data manipulation is zero.

CARRY/BORROW (C) — Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

RESETS

The CDP6805G2 has two reset modes: an active low external reset pin (**RESET**) and a power-on reset function; refer to Figure 5.

RESET

The **RESET** input pin is used to reset the MCU to provide an orderly software start-up procedure. When using the external reset mode, the **RESET** pin must stay low for a minimum of one t_{CYC} . The **RESET** pin is provided with a Schmitt Trigger input to improve its noise immunity.

POWER-ON RESET

The power-on reset occurs when a positive transition is detected on V_{DD} . The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset. The power-on circuitry provides for a 1920 t_{CYC} delay from the time of the first oscillator operation. If the external **RESET** pin is low at the end of the 1920 t_{CYC} time out, the processor remains in the reset condition.

*Any current instruction including SWI.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit TCR7 is cleared to a "0."
- Timer control register interrupt mask bit TCR6 is set to a "1."
- All data direction register bits are cleared to a "0." All ports are defined as inputs.
- Stack pointer is set to \$007F.
- The internal address bus is forced to the reset vector (\$1FFE, \$1FFF).
- Condition code register interrupt mask bit (I) is set to a "1."
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports), the timer, etc., are not cleared by the reset conditions.

INTERRUPTS

The CDP6805G2 may be interrupted by one of three different methods: either one of two maskable hardware interrupts (external input or timer) or a nonmaskable software interrupt (SWI). Systems often require that normal processing be interrupted so that some external event may be serviced.

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack followed by a return to normal processing. The stack order is shown in Figure 13.

Unlike **RESET**, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

Note

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked (I bit clear), proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction and as such takes precedence over hardware interrupts only if the I bit is set (hardware interrupts masked). Refer to Figure 14 for the interrupt and instruction processing sequence.

Table 4 shows the execution priority of the **RESET**, **IRQ** and timer interrupts, and instructions (including the software interrupts, SWI). Two conditions are shown, one with the I bit set and the other with I bit clear; however, in either case **RESET** has the highest priority of execution. If the I bit is set as per Table 4(a), the second highest priority is assigned to any instruction including SWI. This is illustrated in Figure 14 which shows that the **IRQ** or Timer interrupts are not executed when the I bit is set. If the I bit is cleared as per Table 4(b), the priorities change in that the next instruction (SWI or other instruction) is not fetched until after the **IRQ** and Timer interrupts have been recognized (and serviced). Also, when the I bit is clear, if both **IRQ** and Timer interrupts are pending, the **IRQ** interrupt is always serviced before the Timer interrupt.




Fig. 14 - $\overline{\text{RESET}}$ and INTERRUPT processing flowchart.

TABLE 4 - INTERRUPT/INSTRUCTION EXECUTION PRIORITY AND VECTOR ADDRESS

(a) I Bit Set

Interrupt/Instruction	Priority	Vector Address
$\overline{\text{RESET}}$	1	\$1FFE-\$1FFF
SWI (or Other Instruction)	2	\$1FFC-\$1FFD

NOTE: $\overline{\text{IRQ}}$ and Timer Interrupts are not executed when the I bit is set; therefore, they are not shown.

(b) I Bit Clear

Interrupt/Instruction	Priority	Vector Address
$\overline{\text{RESET}}$	1	\$1FFE-\$1FFF
$\overline{\text{IRQ}}$	2	\$1FFA-\$1FFB
Timer	3	\$1FF8-\$1FF9
		\$1FF6-\$1FF7*
SWI (or other Instruction)	4	\$1FFC-\$1FFD

* The Timer vector address from the WAIT mode is \$1FF6-\$1FF7.

Note

Processing is such that at the end of the current instruction execution, the I bit is tested and if set the next instruction (including SWI) is fetched. If the I bit is cleared, the hardware interrupt latches are tested, and if no hardware interrupt is pending, the program falls through and the next instruction is fetched.

TIMER INTERRUPT

If the timer interrupt mask bit (TCR6) is cleared, then each time the timer decrements to zero (transitions from \$01 to \$00) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the interrupt mask bit in the condition code register is set. This masks further interrupts until the present one is serviced. The processor now vectors to the timer interrupt service routine. The address for this service routine is specified by the contents of \$1FF8 and \$1FF9 unless the processor is in a WAIT mode in which case the contents of \$1FF6 and \$1FF7 specify the timer service routine address. Software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

EXTERNAL INTERRUPT

If the interrupt mask bit of the condition code register is cleared and the external interrupt pin (\overline{IRQ}) is low,

then the external interrupt occurs. The action of the external interrupt is identical to the timer interrupt with the exception that the service routine address is specified by the contents of \$1FFA and \$1FFB. Either a level- and edge-sensitive trigger (or edge-sensitive only) are available as mask options. Figure 15 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line (\overline{IRQ}) to the processor. The first method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time (t_{LIL}) is obtained by adding 20 instruction cycles (t_{cyc}) to the total number of cycles it takes to complete the service routine including the RTI instruction; refer to Figure 15. The second configuration shows many interrupt lines "wire-ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the \overline{IRQ} remains low, then the next interrupt is recognized.

SOFTWARE INTERRUPT (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$1FFC and \$1FFD. See Figure 14 for interrupt and instruction processing flowchart.




Fig. 15 - External interrupt.

STOP

The STOP instruction places the CDP6805G2 in its lowest power consumption mode. In the STOP function the internal oscillator is turned off, causing all internal processing and the timer to be halted; refer to Figure 16.

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. The timer prescaler is cleared. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged.




Fig. 16 – Stop function flowchart.

WAIT

The WAIT instruction places the CDP6805G2 in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock is disabled from all internal circuitry

except the timer circuit; refer to Figure 17. Thus, all internal processing is halted; however, the timer continues to count normally.

During the Wait mode, the I-bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled to allow a periodic exit from the Wait mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer Wait interrupt) is serviced since the MCU is no longer in the WAIT mode.

TIMER

The MCU timer contains a 8-bit software programmable counter with 7-bit software selectable prescaler. The counter may be present under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the timer control register (TRC), is set. Then, if the timer interrupt is not masked, i.e., bit 6 of the TCR and the I-bit in the condition code register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack, and then fetches the timer vector address from locations \$1FF8 and \$1FF9 (or \$1FF6 and \$1FF7 if in the WAIT mode) in order to begin servicing.

The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter becomes stable prior to the read portion of a cycle and does not change during the read. The timer interrupt request bit remains set until cleared by the software. If a read occurs before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6 = 1).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are cleared to all "0's" by the write operation into TCR when bit 3 of the written data equals 1. This allows for truncation-free counting.

The timer input can be configured for three different operating modes, plus a disable mode depending on the value written to the TCR4, TCR5 control bits. Refer to the Timer Control Register section.

TIMER INPUT MODE 1

If TCR4 and TCR5 are both programmed to a "0," the input to the timer is from an internal clock and the TIMER input pin is disabled. The internal clock mode can be used for periodic interrupt generation, as well as a reference in frequency and event measurement. The internal clock is the instruction cycle clock. During a WAIT instruction, the internal clock to the timer continues to run at its normal rate.




Fig. 17 - Wait function flowchart.

TIMER INPUT MODE 2

With TCR4=1 and TCR5=0, the internal clock and the TIMER input pin are ANDed together to form the timer input signal. This mode can be used to measure external pulse widths. The external pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is ± 1 clock and, therefore, accuracy improves with longer input pulse widths.

TIMER INPUT MODE 3


If TCR4=0 and TCR5=1, then all inputs to the Timer are disabled.

TIMER INPUT MODE 4

If TCR4=1 and TCR5=1, the internal clock input to the Timer is disabled and the TIMER input pin becomes the input to the Timer. The timer can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts. The counter is clocked on the falling edge of the external signal:

Figure 18 shows a block diagram of the Timer subsystem. Power-on Reset and the STOP instruction cause the counter to be set to \$F0.

CDP6805G2, CDP6805G2C



- NOTES:
1. Prescaler and 8-bit counter are clocked falling edge of the internal clock (AS) or external input.
 2. Counter is written to during Data Strobe (DS) and counts down continuously.

92CM-38034R1

Fig. 18 - Simplified timer control logic block diagram.

Timer Control Register (TCR)

7	6	5	4	3	2	1	0
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0

All bits in this register except bit 3 are Read/Write bits.

TCR7 – Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic “1”.

- 1 – Set whenever the counter decrements to zero, or under program control.
- 0 – Cleared on external reset, power-on reset, STOP instruction, or program control.

TCR6 – Timer interrupt mask bit: when this bit is a logic “1” it inhibits the timer interrupt to the processor.

- 1 – Set on external reset, power-on reset, STOP instruction, or program control.
- 0 – Cleared under program control.

TCR5 – External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by RESET.)

- 1 – Select external clock source.
- 0 – Select internal clock source (AS).

TCR4 – External enable bit: control bit used to enable the external timer pin. (Unaffected by RESET.)

- 1 – Enable external timer pin.
- 0 – Disable external timer pin.

TCR5 TCR4

0	0	Internal clock to Timer
0	1	AND of internal clock and TIMER pin to Timer
1	0	Inputs to Timer disabled
1	1	TIMER pin to Timer

Refer to Figure 18 for Logic Representation.

TCR3 – Timer Prescaler Reset bit: writing a “1” to this bit resets the prescaler to zero. A read of this location always indicates a “0”. (Unaffected by RESET.)

TCR2, TCR1, TCR0 – Prescaler select bits: decoded to select one of eight taps on the prescaler. (Unaffected by RESET.)

Prescaler

TCR2	TCR1	TCR0	Result
0	0	0	+1
0	0	1	+2
0	1	0	+4
0	1	1	+8
1	0	0	+16
1	0	1	+32
1	1	0	+64
1	1	1	+128

CDP6805

3

MICROPROCESSORS

	PAGE
MICROPROCESSOR DATA SHEETS	
CDP68EM05C4, CDP68EM05C4N CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulator	3-3
CDP68EM05D2, CDP68EM05D2N CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulator	3-9
CDP6805E2, E2C CMOS 8-Bit Microprocessor	3-16
CDP6805E3, E3C	
COMPATIBLE PRODUCTS (See Note)	
HIP7030A0 J1850 8-Bit 68HC05 Microcontroller Emulator	AnswerFAX Document Number 3645

NOTE: Compatible Products listed are not located within this data book, but may be acquired through the Harris AnswerFAX system. Please refer to Section 9 for further information.

3
MICRO-
PROCESSORS

CDP68EM05C4 CDP68EM05C4N

CMOS High Performance Silicon Gate
8-Bit Microcontroller Emulator

January 1991

Features

- CDP68HC05C4/C8 Microcontroller Emulation
 - ▶ All CDP68HC05C4/C8 Hardware and Software Features, Except as Noted in this Data Sheet
- Full 8K Byte Address Space Available (7984 Bytes Available Externally)
- 176 Bytes of On-Chip RAM, No ROM
- Also Can be Used for CDP68HC05C8 Emulation
- Un-Multiplexed External Address and Data Lines
- Available in Two Package Types:
 - ▶ CDP68EM05C4 - 40 Lead Piggyback Package with 2764 EPROM Socket Capability
 - ▶ CDP68EM05C4N - 68 Lead Plastic Chip Carrier (PLCC)

Description



The CDP68EM05C4 and CDP68EM05C4N Emulator devices are functionally equivalent to the CDP68HC05C4 microcomputer, and are designed to permit prototype development and preproduction of systems for mask programmed applications. Data bus, address bus and control signals are externally available to provide off chip address capability.

In addition to this feature, the Emulator devices differ from the CDP68HC05C4 microcomputer as follows: 1) Memory locations which are occupied as ROM in the CDP68HC05C4 are accessed as external locations with the Emulators. 2) Mask-programmable options available on the microcomputer (i.e., CPU oscillator type and external interrupt sense) are fixed in hardware in the Emulator devices, and are available as separate Emulator types identified with suffix letters EC, ELC, ER or ELR. The corresponding option for each suffix letter is shown below:

- a) CPU oscillator type: C = crystal/ceramic resonator; R = resistor.
- b) External interrupt sense: EL = negative edge and level sensitive; E = edge only sensitive.


The CDP68EM05C4 and CDP68EM05C4N represent two package types. The CDP68EM05C4 is available in a piggyback package having the footprint of the 40 lead dual-in-line package of the CDP68HC05C4 microcomputer. The top of the piggyback package has socket capability for a 28 lead EPROM. The CDP68EM05C4N is available in a 68 lead Plastic Chip Carrier (PLCC).

Pinouts



CDP68EM05C4, CDP68EM05C4N

Block Diagram



*Not available in the Piggyback package

**Pin numbers are for PLCC package

Memory

The CDP68EM05C4 and CDP68EM05C4N Emulators each have a total address space of 8192 bytes. The Emulators have implemented 208 bytes of the address locations for I/O and internal RAM. The remainder is available for external memory. The first 256 bytes of memory (page zero) are comprised of the I/O port locations, timer locations, 48 bytes of external address space and 176 bytes of RAM. The next 7936 bytes are available to address external memory. The address map is shown in Figure 1. A description of the remaining internal addressable functions can be found in the CDP68HC05C4 data sheet, File No. 2748, see Section 2 of this Data Book.

Signal Descriptions

The following list includes only those additional signals that are not available on the CDP68HC05C4 microcomputer. See the CDP68HC05C4 data sheet for a description of the remaining signals which are common to the Emulators and the CDP68HC05C4 microcomputer.

A0-A12 - Address lines 0 through 12.

DB0-DB7 - Bidirectional 8-bit non-multiplexed data bus with TTL inputs.

\overline{CE} , (\overline{OE}^*) - Chip Enable: An output signal used for selecting external memory or I/O. A low level indicates when external RAM or I/O is being accessed. The Chip Enable signal will not go true, however, when addressing the 7 unused locations in the 32 bytes of I/O space even though the address lines will be valid.

\overline{RD} , (\overline{CE}^*) - Read: A status output which indicates direction of data flow with respect to external or internal memory (a low level indicates a read from memory space). A read from internal memory or I/O will place data on the external data bus.

\overline{WE}^{**} - Write Enable: An active low strobe pulse output for use in writing data to external RAM memory. A low level indicates valid data on the data bus.

DS^{**} - Data Strobe: An output signal for use as a strobe pulse when address and data are valid. This output is used to transfer data to or from a peripheral or memory and occurs any time the Emulator reads or writes. DS is a continuous signal at $f_{osc} \div 2$ when the Emulator is not in the WAIT or STOP mode.

FS^{**} - Fetch Status: An output which indicates an op code fetch cycle

* \overline{CE} and \overline{RD} are used as \overline{OE} (Output Enable) and \overline{CE} (Chip Enable) signals, respectively in the Piggyback package.

** Not available in the Piggyback package.

CDP68EM05C4, CDP68EM05C4N




FIGURE 1. ADDRESS MAP.

IRQ (Maskable Interrupt Request)

Interrupt input trigger sensitivity is available as either 1) negative edge-sensitive only, or 2) both negative edge-sensitive and level-sensitive triggering. In the latter case, either type of input to the IRQ pin will produce the interrupt. The Emulator completes the current instruction before it responds to the interrupt request. When the IRQ pin goes low for at least one t_{ILIH} as defined in the CDP68HC05C4 data sheet, a logic one is latched internally to signify that an interrupt has been requested. When the Emulator completes its current instruction, the interrupt latch is tested. If the interrupt latch contains a logic one, and the interrupt mask bit (I bit) in the condition code register is clear, the Emulator then begins the interrupt sequence. The IRQ input requires an external resistor to VDD for "wire-OR" operation.

OSC1, OSC2

Oscillator (f_{OSC}) connections. Depending on the Emulator CPU oscillator type, which is fixed in hardware, the pins can be configured for either a crystal or ceramic resonator oscillator, or for an RC oscillator. Alternatively, with either CPU oscillator type*, an external clock may be used by applying the external clock signal to the OSC1 input with the OSC2 pin not connected. The internal clocks are derived by a divide-by-2 of the oscillator frequency (f_{OSC}).

* The crystal/ceramic resonator CPU oscillator type is recommended to reduce loading on the external clock source.

Specifications CDP68EM05C4

READ CYCLE TIMING CDP68EM05C4 (Piggyback Emulator)
 VDD = 5.0V ± 10%, VSS = 0V, T_A = 25°C

PARAMETER		LIMITS		UNITS
		MIN	MAX	
External Input Oscillator Pulse Width, Low or High	TCPL, TCPH	90	—	ns
Read Cycle	TRC	476	—	ns
Address Before \overline{OE}	TOA	50	—	ns
Access Time From \overline{OE}	TAO	—	200	ns
Access Time From Stable Address	TAA	—	350	ns
Access Time From \overline{CE}	TAA	—	350	ns
Data Bus Driven From \overline{OE}	TEX	0	—	ns
Address Hold Time After \overline{OE}	TAH	0	—	ns
Data Hold Time After Address	TOH	0	—	ns
Data Hold Time After \overline{OE}	TDH	0	—	ns
\overline{OE} High to Data Bus not Driven	THZ	0	60	ns




FIGURE 2. TYPICAL CYCLE TIMING FOR THE CDP68EM05C4 EMULATOR.




FIGURE 3. CONTROL TIMING DIAGRAM FOR THE CDP68EM05C4 EMULATOR.

Specifications CDP68EM05C4N

READ CYCLE TIMING CDP68EM05C4N (PLCC Emulator)

VDD = 5.0V ± 10%, VSS = 0V, TA = 25°C

PARAMETER		LIMITS		UNITS
		MIN	MAX	
External Input Oscillator Pulse Width, Low or High	TCPL, TCPH	90	—	ns
Read Cycle	TRC	476	—	ns
Address Before Chip Enable	TCA	50	—	ns
Access Time From Chip Enable	TAC	—	200	ns
Access Time From Address	TAA	—	350	ns
Access Time From \overline{RD}	TAA	—	350	ns
Data Bus Driven From \overline{CE}	TEX	0	—	ns
Address Hold Time After \overline{CE}	TAH	0	—	ns
Data Hold Time After Address	TOH	0	—	ns
Data Hold Time After \overline{CE}	TDH	0	—	ns
\overline{CE} High to Data Bus Not Driven	THZ	0	60	ns

WRITE CYCLE TIMING CDP68EM05C4N (PLCC Emulator)

VDD = 5.0V ± 10%, VSS = 0V, TA = 25°C

PARAMETER		LIMITS		UNITS
		MIN	MAX	
External Input Oscillator Pulse Width, Low or High	TCPL, TCPH	90	—	ns
Write Cycle	TWC	476	—	ns
Address Before \overline{CE} , \overline{WE}	TAS	50	—	ns
DS, \overline{WE} Pulse Width	TDSP, TWP	200	—	ns
\overline{WE} = L to CPU Driving Bus	TWHZ	0	—	ns
Data Set-Up Time	TDS	150	—	ns
Data Hold Time After \overline{WE}	TDH	50	—	ns
Address Valid After \overline{WE}	TWR	50	—	ns
\overline{WE} High to Bus Not Driven	TDOZ	50	—	ns




FIGURE 4. CDP68EM05C4N EMULATOR TYPICAL CYCLE TIMING

CDP68EM05C4N




FIGURE 5. CDP68EM05C4N EMULATOR CONTROL TIMING DIAGRAMS.




FIGURE 6. SERIAL PERIPHERAL INTERFACE (SPI) BUS SYSTEM.




FIGURE 7. CDP68EM05C4N EMULATOR INTERFACED WITH 2764 EPROM.

Customer Ordering Information

The four available variations should be ordered by the following part number designations:

CDP68EM05C4EC - Edge only sensitive interrupts with crystal or ceramic resonator oscillator network.
 CDP68EM05C4NEC
 CDP68EM05C4ELC - Edge and level sensitive interrupts with crystal or ceramic resonator oscillator network.
 CDP68EM05C4NELC

CDP68EM05C4ER - Edge only sensitive interrupts, resistor oscillator network.
 CDP68EM05C4NER
 CDP68EM05C4ELR - Edge and level sensitive interrupts, resistor oscillator network.
 CDP68EM05C4NELR

CDP68EM05D2 CDP68EM05D2N

CMOS High Performance Silicon Gate
8-Bit Microcontroller Emulator

January 1991

Features

- CDP68HC05D2 Microcontroller Emulation
 - ▶ All CDP68HC05D2 Hardware and Software Features, Except as Noted in this Data Sheet
- Full 8K Byte Address Space Available (8064 Bytes Available Externally)
- 96 Bytes of On Chip RAM, No ROM
- Un-Multiplexed External Address and Data Lines
 - ▶ CDP68EM05D2 - 40 Lead Piggyback Package with 2764 EPROM Socket Capability
 - ▶ CDP68EM05D2N - 68 Lead Plastic Chip Carrier (PLCC)



Description

The CDP68EM05D2 and CDP68EM05D2N Emulator devices are functionally equivalent to the CDP68HC05D2 microcomputer, and are designed to permit prototype development and preproduction of systems for mask programmed applications. Data bus, address bus and control signals are externally available to provide off chip address capability.

In addition to this feature, the Emulator devices differ from the CDP68HC05D2 microcomputer as follows: 1) Memory locations which are occupied as ROM on the CDP68HC05D2 are accessed as external locations with the Emulators. 2) Mask programmable options available on the microcomputer (i.e., CPU oscillator type, external interrupt sense and timeout delay for power on Reset or exit from STOP mode) are fixed in hardware in the Emulator devices, and are available as separate Emulator types identified with suffix letters. See "Customer Ordering Information" in this data sheet for a description of available emulator types.


The CDP68EM05D2 and CDP68EM05D2N represent two different package types. The CDP68EM05D2 is available in a piggyback package having the footprint of the 40 lead dual-in-line package of the CDP68HC05D2 microcomputer. The top of the piggyback package has socket capability for a 28 lead EPROM. The CDP68EM05D2N is available in a 68 lead Plastic Chip Carrier (PLCC).

Pinouts



3
MICRO-PROCESSORS

CDP68EM05D2, CDP68EM05D2N



Memory

The CDP68EM05D2 and CDP68EM05D2N Emulators each have a total address space of 8192 bytes. The Emulators have implemented 128 bytes of the address locations for I/O and internal RAM. The remainder is available for external memory. The first 256 bytes of memory (page zero) are comprised of the I/O port locations, timer locations, 128 bytes of external address space and 96 bytes of RAM. The next 7936 bytes are available to address external memory. The address map is shown in Figure 1. A description of the remaining internal addressable functions can be found in the CDP68HC05D2 data sheet, File No. 1557.1, see Section 2 of this Data Book.

Signal Descriptions

The following list includes only those additional signals that are not available on the CDP68HC05D2 microcomputer. See the CDP68HC05D2 data sheet for a description of the remaining signals which are common to the Emulators and the CDP68HC05D2 microcomputer.

A0-A12 - Address lines 0 through 12.

DB0-DB7 - Bidirectional 8-bit non-multiplexed data bus with TTL inputs.

\overline{CE} , \overline{OE} * - Chip Enable: An output signal used for selecting external memory or I/O. A low level indicates when external RAM or I/O is being accessed. The Chip Enable signal will not go true, however, when addressing the 10 unused locations in the 32 bytes of I/O space even though the address lines will be valid.

\overline{RD} , \overline{CE} * - Read: A status output which indicates direction of data flow with respect to external or internal memory (a low level indicates a read from memory space). A read from internal memory or I/O will place data on the external data bus.

\overline{WE} ** - Write Enable: An active low strobe pulse output for use in writing data to external RAM memory. A low level indicates valid data on the data bus.

DS** - Data Strobe: An output signal for use as a strobe pulse when address and data are valid. This output is used to transfer data to or from a peripheral or memory and occurs any time the Emulator reads or writes. DS is a continuous signal at $f_{osc} \div 2$ when the Emulator is not in the WAIT or STOP mode.

FS** - Fetch Status: An output which indicates an op code fetch cycle

* \overline{CE} and \overline{RD} are used as \overline{OE} (Output Enable) and \overline{CE} (Chip Enable) signals, respectively in the Piggyback package.

** Not available in the Piggyback package.




FIGURE 1. ADDRESS MAP.

\overline{IRQ} (Maskable Interrupt Request)

Interrupt input trigger sensitivity is available as either 1) negative edge sensitive only, or 2) both negative edge sensitive and level sensitive triggering. In the latter case, either type of input to the \overline{IRQ} pin will produce the interrupt. The Emulator completes the current instruction before it responds to the interrupt request. When the \overline{IRQ} pin goes low for at least one t_{LIH} as defined in the CDP68HC05D2 data sheet, a logic one is latched internally to signify that an interrupt has been requested. When the Emulator completes its current instruction, the interrupt latch is tested. If the interrupt latch contains a logic one, and the interrupt mask bit (I bit) in the condition code register is clear, the Emulator then begins the interrupt sequence. The \overline{IRQ} input requires an external resistor to VDD for "wire-OR" operation.

OSC1, OSC2

Oscillator (f_{OSC}) connections. Depending on the Emulator CPU oscillator type, which is fixed in hardware, the pins can be configured for either a crystal or ceramic resonator oscillator, or for an RC oscillator. Alternatively, with either CPU oscillator type*, an external clock may be used by applying the external clock signal to the OSC1 input with the OSC2 pin not connected. The internal clocks are derived by a divide by 2 of the oscillator frequency (f_{OSC}).

* The crystal/ceramic resonator CPU oscillator type is recommended to reduce loading on the external clock source.

Specifications CDP68EM05D2

READ CYCLE TIMING CDP68EM05D2 (Piggyback Emulator)
 VDD = 5.0V ± 10%, VSS = 0V, T_A = 25°C

PARAMETER		LIMITS		UNITS
		MIN	MAX	
External Input Oscillator Pulse Width, Low or High	TCPL, TCPH	90	—	ns
Read Cycle	TRC	476	—	ns
Address Before OE	TOA	50	—	ns
Access Time From OE	TAO	—	200	ns
Access Time From Stable Address	TAA	—	350	ns
Access Time From CE	TAA	—	350	ns
Data Bus Driven From OE	TEX	0	—	ns
Address Hold Time After OE	TAH	0	—	ns
Data Hold Time After Address	TOH	0	—	ns
Data Hold Time After OE	TDH	0	—	ns
OE High to Data Bus not Driven	THZ	0	60	ns




FIGURE 2. TYPICAL CYCLE TIMING FOR THE CDP68EM05D2 EMULATOR.




FIGURE 3. CONTROL TIMING DIAGRAM FOR THE CDP68EM05D2 EMULATOR.

Specifications CDP68EM05D2N

READ CYCLE TIMING CDP68EM05D2N (PLCC Emulator)

VDD = 5.0V ± 10%, VSS = 0V, TA = 25°C

PARAMETER		LIMITS		UNITS
		MIN	MAX	
External Input Oscillator Pulse Width, Low or High	TCPL, TCPH	90	—	ns
Read Cycle	TRC	476	—	ns
Address Before Chip Enable	TCA	50	—	ns
Access Time From Chip Enable	TAC	—	200	ns
Access Time From Address	TAA	—	350	ns
Access Time From \overline{RD}	TAA	—	350	ns
Data Bus Driven From \overline{CE}	TEX	0	—	ns
Address Hold Time After \overline{CE}	TAH	0	—	ns
Data Hold Time After Address	TOH	0	—	ns
Data Hold Time After \overline{CE}	TDH	0	—	ns
\overline{CE} High to Data Bus Not Driven	THZ	0	60	ns

WRITE CYCLE TIMING CDP68EM05D2N (PLCC Emulator)

VDD = 5.0V ± 10%, VSS = 0V, TA = 25°C

PARAMETER		LIMITS		UNITS
		MIN	MAX	
External Input Oscillator Pulse Width, Low or High	TCPL, TCPH	90	—	ns
Write Cycle	TWC	476	—	ns
Address Before \overline{CE} , \overline{WE}	TAS	50	—	ns
DS, \overline{WE} Pulse Width	TDSP, TWP	200	—	ns
\overline{WE} = L to CPU Driving Bus	TWHZ	0	—	ns
Data Set-Up Time	TDS	150	—	ns
Data Hold Time After \overline{WE}	TDH	50	—	ns
Address Valid After \overline{WE}	TWR	50	—	ns
\overline{WE} High to Bus Not Driven	TDOZ	50	—	ns

CDP68EM05D2, CDP68EM05D2N




FIGURE 4. CDP68EM05D2N EMULATOR TYPICAL CYCLE TIMING.




FIGURE 5. CDP68EM05D2N EMULATOR CONTROL TIMING DIAGRAMS.

CDP68EM05D2, CDP68EM05D2N




FIGURE 6. SERIAL PERIPHERAL INTERFACE (SPI) BUS SYSTEM.




FIGURE 7. CDP68EM05D2N EMULATOR CONTROL TIMING DIAGRAMS.




FIGURE 8. KEYBOARD INTERFACE TO ILLUSTRATE USE OF OPEN DRAIN OUTPUT PORT.

Customer Ordering Information

The eight available variations should be ordered by the following part number designations:

CDP68EM05D2EC, CDP68EM05D2NEC	Edge only sensitive interrupts with crystal or ceramic resonator oscillator network.	CDP68EM05D2ERF, CDP68EM05D2NERF	Edge only sensitive interrupts with resistor oscillator, 2 Tcycle startup delay.
CDP68EM05D2ECF, CDP68EM05D2NECF	Edge only sensitive interrupts with external clock source, 2 Tcycle startup delay.	CDP68EM05D2LCF, CDP68EM05D2NLCF	Edge and level sensitive interrupts with external clock source, 2 Tcycle startup delay.
CDP68EM05D2ELC, CDP68EM05D2NELC	Edge and level sensitive interrupts with crystal or ceramic resonator oscillator network.	CDP68EM05D2LRL, CDP68EM05D2NRLR	Edge and level sensitive interrupts with resistor oscillator network.
CDP68EM05D2ER, CDP68EM05D2NER	Edge only sensitive interrupts with resistor oscillator network.	CDP68EM05D2LRF, CDP68EM05D2NLRF	Edge and level sensitive interrupts with resistor oscillator, 2 Tcycle startup delay.

November 1994

CMOS 8-Bit Microprocessor

Hardware Features

- Typical Full Speed Operating Power @ 5V 35mW
- Typical WAIT Mode Power 5mW
- Typical STOP Mode Power 25µW
- 112 Bytes of On-Chip RAM
- 16 Bidirectional I/O Lines on CDP 6805E2
- 13 Bidirectional I/O Lines on CDP6805E3
- Internal 8-Bit Timer with Software Programmable 7-Bit Prescaler
- External Timer Input
- Full External and Timer Interrupts
- Multiplexed Address/Data Bus
- Master Reset and Power-On Reset
- CDP6805E2 is Capable of Addressing up to 8K Bytes of External Memory
- CDP6805E3 is Capable of Addressing up to 64K Bytes of External Memory
- Single 3V to 6V Supply
- On-Chip Oscillator
- 40 Pin Dual-in-Line Package (E Suffix)
- 44 Lead Plastic Chip Carrier Package (Q Suffix)
- -40°C to +85°C Operation With CDP6805E2C and CDP6805E3C

Software Features


- Efficient Use of Program Space
- Versatile Interrupt Handling
- True Bit Manipulation
- Addressing Modes With Indexed Addressing for Tables
- Efficient Instruction Set
- Memory Mapped I/O
- Two Power Saving Standby Modes

Description


The CDP6805E2 and CDP6805E3 Microprocessors Unit (MPUs) belong to the CDP6805 Family of CMOS Microcomputers. These 8-bit fully static and expandable microprocessors contain a CPU, on-chip RAM, I/O and Timer. They are low power, low cost processors designed for mid-range applications in the consumer, automotive, industrial and communications markets where very low power consumption constitutes an important factor. The major features of the CDP6805E2 and CDP6805E3 MPUs are listed under "Hardware Features" and "Software Features".

Pinouts


CDP6805E2 40 LEAD DIP TOP VIEW




CDP6805E3 40 LEAD DIP TOP VIEW



CDP6805E2 44 PLCC TOP VIEW



CDP6805E3 44 PLCC TOP VIEW



CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C




Fig. 1a - CDP6805E2 block diagram.




Fig. 1b - CDP6805E3 block diagram.

3
MICRO-PROCESSORS

CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C

MAXIMUM RATINGS (voltages referenced to V_{SS})

Ratings	Symbol	Value	Unit
Supply Voltage	V_{DD}	-0.3 to +8.0	V
All Input Voltages Except OSC1	V_{in}	$V_{SS} - 0.5$ to $V_{DD} + 0.5$	V
Current Drain Per Pin Excluding V_{DD} and V_{SS}	I	10	mA
Operating Temperature Range CDP6805E2, CDP6805E3 CDP6805E2C, CDP6805E3C	T_A	T_L to T_H 0 to 70 -40 to 85	°C
Storage Temperature Range	T_{stg}	-55 to +150	°C

DC ELECTRICAL CHARACTERISTICS 3.0 V ($V_{DD}=3$ Vdc, $V_{SS}=0$, $T_A=T_L$ to T_H , unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage $I_{LOAD} \leq 10.0 \mu A$	V_{OL} V_{OH}	- $V_{DD} - 0.1$	0.1 -	V
Total Supply Current ($C_L = 50$ pF - no DC loads) $t_{cyc} = 5 \mu s$				
Run ($V_{IL} = 0.2$ V, $V_{IH} = V_{DD} - 0.2$ V)	I_{DD}	-	1.3	mA
Wait (Test Conditions - See Note Below)	I_{DD}	-	200	μA
Stop (Test Conditions - See Note Below)	I_{DD}	-	100	μA
Output High Voltage				
($I_{LOAD} = 0.25$ mA) A8-A15, B0-B7	V_{OH}	2.7	-	V
($I_{LOAD} = 0.1$ mA) PA0-PA7, PB0-PB7	V_{OH}	2.7	-	V
($I_{LOAD} = 0.25$ mA) DS, AS, R/W	V_{OH}	2.7	-	V
Output Low Voltage				
($I_{LOAD} = 0.25$ mA) A8-A15, B0-B7	V_{OL}	-	0.3	V
($I_{LOAD} = 0.25$ mA) PA0-PA7, PB0-PB7	V_{OL}	-	0.3	V
($I_{LOAD} = 0.25$ mA) DS, AS, R/W	V_{OL}	-	0.3	V
Input High Voltage				
PA0-PA7, PB0-PB7, B0-B7	V_{IH}	2.1	-	V
TIMER, \overline{IRQ} , RESET	V_{IH}	2.5	-	V
OSC1	V_{IH}	2.1	-	V
Input Low Voltage (All inputs)	V_{IL}	-	0.5	V
Frequency of Operation				
Crystal	f_{OSC}	0.032	1.0	MHz
External Clock	f_{OSC}	DC	1.0	MHz
Input Current				
RESET, \overline{IRQ} , Timer, OSC1	I_{in}	-	± 1	μA
Three-State Output Leakage				
PA0-PA7, PB0-PB7, B0-B7	I_{TSL}	-	± 10	μA
Capacitance				
RESET, \overline{IRQ} , Timer	C_{in}	-	8.0	pF
Capacitance				
DS, AS, R/W, A8-A15, PA0-PA7, PB0-PB7, B0-B7	C_{out}	-	12.0	pF

NOTE: Test conditions for Quiescent Current Values are:

Port A and B programmed as inputs.

$V_{IL} = 0.2$ V for PA0-PA7, PB0-PB7, and B0-B7.

$V_{IH} = V_{DD} - 0.2$ V for RESET, \overline{IRQ} , and Timer.

OSC1 input is a squarewave from $V_{SS} + 0.2$ V to $V_{DD} - 0.2$ V.

OSC2 output load (including tester) is 35 pF maximum.

Wait mode I_{DD} is affected linearly by this capacitance.

NOTE: References to PA5-7 pertain to CDP6805E2 and references to A13-15 pertain to CDP6805E3.

CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C

DC ELECTRICAL CHARACTERISTICS 5.0 V ($V_{DD}=5\text{ Vdc} \pm 10\%$, $V_{SS}=0$, $T_A=T_L$ to T_H , unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage $I_{LOAD} \leq 10.0\ \mu\text{A}$	V_{OL} V_{OH}	— $V_{DD}-0.1$	0.1 —	V V
Total Supply Current ($C_L = 130\ \text{pF}$ — On Bus, $C_L = 50\ \text{pF}$ — On Ports, No DC Loads, $t_{cyc} = 1.0\ \mu\text{s}$ Run ($V_{IL} = 0.2\ \text{V}$, $V_{IH} = V_{DD} - 0.2\ \text{V}$)	I_{DD}	—	10	mA
Wait (Test Conditions — See Note Below)	I_{DD}	—	1.5	mA
Stop (Test Conditions — See Note Below)	I_{DD}	—	200	μA
Output High Voltage ($I_{LOAD} = 1.6\ \text{mA}$) A8-A15, B0-B7	V_{OH}	4.1	—	V
($I_{LOAD} = 0.36\ \text{mA}$) PA0-PA7, PB0-PB7	V_{OH}	4.1	—	V
($I_{LOAD} = 1.6\ \text{mA}$) DS, AS, R/ \bar{W}	V_{OH}	4.1	—	V
Output Low Voltage ($I_{LOAD} = 1.6\ \text{mA}$) A8-A15, B0-B7	V_{OL}	—	0.4	V
($I_{LOAD} = 1.6\ \text{mA}$) PA0-PA7, PB0-PB7	V_{OL}	—	0.4	V
($I_{LOAD} = 1.6\ \text{mA}$) DS, AS, R/ \bar{W}	V_{OL}	—	0.4	V
Input High Voltage PA0-PA7, PB0-PB7, B0-B7	V_{IH}	$V_{DD}-2.0$	—	V
TIMER, IRQ, RESET	V_{IH}	$V_{DD}-0.8$	—	V
OSC1	V_{IH}	$V_{DD}-1.5$	—	V
Input Low Voltage (All Inputs)	V_{IL}	—	0.8	V
Frequency of Operation Crystal	f_{OSC}	0.032	5.0	MHz
External Clock	f_{OSC}	DC	5.0	MHz
Input Current RESET, IRQ, Timer, OSC1	I_{in}	—	± 1	μA
Three-State Output Leakage PA0-PA7, PB0-PB7, B0-B7	I_{TSI}	—	± 10	μA
Capacitance RESET, IRQ, Timer	C_{in}	—	8.0	pF
Capacitance DS, AS, R/ \bar{W} , A8-A15, PA0-PA7, PB0-PB7, B0-B7	C_{out}	—	12.0	pF

NOTE: Test conditions for Quiescent Current Values are:
Port A and B programmed as inputs.
 $V_{IL} = 0.2\ \text{V}$ for PA0-PA7, PB0-PB7, and B0-B7.
 $V_{IH} = V_{DD} - 0.2\ \text{V}$ for RESET, IRQ, and Timer.

OSC1 input is a squarewave from $V_{SS} + 0.2\ \text{V}$ to $V_{DD} - 0.2\ \text{V}$.
OSC2 output load (including tester) is 35 pF maximum.
Wait mode (I_{DD}) is affected linearly by this capacitance.

NOTE: References to PA5-7 pertain to CDP6805E2 and references to A13-15 pertain to CDP6805E3.



3
MICRO-PROCESSORS

CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C

TABLE 1 — CONTROL TIMING ($V_{SS}=0$, $T_A=T_L$ to T_H)

Characteristics	Symbol	$V_{DD}=3\text{ V}$ $f_{OSC}=1\text{ MHz}$			$V_{DD}=5\text{ V} \pm 10\%$ $f_{OSC}=5\text{ MHz}$			Unit
		Min	Typ	Max	Min	Typ	Max	
I/O Port Timing — Input Setup Time (Figure 3)	t_{PVASL}	500	—	—	250	—	—	ns
Input Hold Time (Figure 3)	t_{ASLPX}	100	—	—	100	—	—	ns
Output Delay Time (Figure 3)	t_{ASLPV}	—	—	0	—	—	0	ns
Interrupt Setup Time (Figure 6)	t_{ILASL}	2	—	—	0.4	—	—	μs
Crystal Oscillator Startup Time (Figure 5)	t_{OXOV}	—	30	300	—	15	100	ms
Wait Recovery Startup Time (Figure 7)	t_{IVASH}	—	—	10	—	—	2	μs
Stop Recovery Startup Time (Crystal Oscillator) (Figure 8)	t_{ILASH}	—	30	300	—	15	100	ms
Required Interrupt Release (Figure 6)	t_{DSLH}	—	—	5	—	—	1.0	μs
Timer Pulse Width (Figure 7)	t_{TH}, t_{TL}	0.5	—	—	0.5	—	—	t_{cyc}
Reset Pulse Width (Figure 5)	t_{RL}	5.2	—	—	1.05	—	—	μs
Timer Period (Figure 7)	t_{TLTL}	1.0	—	—	1.0	—	—	t_{cyc}
Interrupt Pulse Width Low (Figure 16)	t_{LILH}	1.0	—	—	1.0	—	—	t_{cyc}
Interrupt Pulse Period (Figure 16)	t_{LIL}	*	—	—	*	—	—	t_{cyc}
Oscillator Cycle Period (1/5 of t_{cyc})	t_{OLOL}	1000	—	—	200	—	—	ms
OSC1 Pulse Width High	t_{OH}	350	—	—	75	—	—	ns
OSC1 Pulse Width Low	t_{OL}	350	—	—	75	—	—	ns

* The minimum period t_{LIL} should not be less than the number of t_{cyc} cycles it takes to execute the interrupt service routine plus 20 t_{cyc} cycles.




92CS-38016

Fig. 2 — Equivalent test-load circuits.

CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C

($V_{LOW}=0.8\text{ V}$, $V_{HIGH}=V_{DD}-2\text{ V}$, $V_{DD}=5 \pm 10\%$
 Temp=0° to 70°C, C_L on Port=50 pF, $f_{OSC}=5\text{ MHz}$)




*The address strobe of the first cycle of the next instruction as shown in Table 11.

Fig. 3 - I/O port timing waveforms.

TABLE 2 - BUS TIMING ($T_A=T_L$ to T_H , $V_{SS}=0\text{ V}$) See Figure 4


Num	Characteristics	Symbol	$f_{OSC}=1\text{ MHz}$, $V_{DD}=3\text{ V}$ 50 pF Load		$f_{OSC}=5\text{ MHz}$, $V_{DD}=5\text{ V} \pm 10\%$, 1 TTL and 130 pF Load		Unit
			Min	Max	Min	Max	
1	Cycle Time	t_{cyc}	5000	DC	1000	DC	ns
2	Pulse Width, DS Low	PW_{EL}	2800	—	560	—	ns
3	Pulse Width, DS High or RD, WR, Low	PW_{EH}	1800	—	375	—	ns
4	Clock Transition	t_r, t_f	—	100	—	30	ns
8	R/W Hold	t_{RWH}	10	—	10	—	ns
9	Non-Muxed Address Hold	t_{AH}	800	—	100	—	ns
11	R/W Delay from DS Fall	t_{AD}	—	500	—	300	ns
16	Non-Muxed Address Delay from AS Rise	t_{ADH}	0	200	0	100	ns
17	MPU Read Data Setup	t_{DSR}	200	—	115	—	ns
18	Read Data Hold	t_{DHR}	0	1000	0	160	ns
19	MPU Data Delay, Write	t_{DDW}	—	0	—	120	ns
21	Write Data Hold	t_{DHW}	800	—	55	—	ns
23	Muxed Address Delay from AS Rise	t_{BHD}	0	250	0	120	ns
24	Muxed Address Valid to AS Fall	t_{ASL}	600	—	55	—	ns
25	Muxed Address Hold	t_{AHL}	250	750	60	180	ns
26	Delay DS Fall to AS Rise	t_{ASD}	800	—	160	—	ns
27	Pulse Width, AS High	PW_{ASH}	850	—	175	—	ns
28	Delay, AS Fall to DS Rise	t_{ASED}	800	—	160	—	ns




92CS-38018R1

* V_{HIGH} = -2 V, V_{LOW} = 0.5 V for V_{DD} = 3 V
 V_{HIGH} = V_{DD} - 2 V, V_{LOW} = 0.8 V for V_{DD} = 5 V ± 10 %


Fig. 4 - Bus timing waveforms.



Oscillator Waveform




Crystal Oscillator Connections



Crystal Parameters Representative Frequencies


	5 MHz	4 MHz	1 MHz
RS max	500	750	4000
C0	8 pF	7 pF	5 pF
C1	0.02 pF	0.012 pF	0.008 pF
Q	50 k	40 k	30 k
COSC1	15-30 pF	15-30 pF	15-40 pF
COSC2	15-25 pF	15-25 pF	15-30 pF

Crystal Circuit



92CS-38019


Fig. 5 - Power-on reset and reset timing waveforms.



92CS-38020


* IDSLIH - The interrupting device must release the IRQ line within this time to prevent subsequent recognition of the same interrupt.

Fig. 6 - \overline{IRQ} and $\overline{TCR7}$ interrupt timing waveforms.



92CS-38021

Fig. 7 - Timer interrupt after WAIT instruction timing waveforms.



* Represents the internal gating of the OSC1 input pin.
 ** t_{Osc} is one instruction cycle (for $f_{OSC} = 5 \text{ MHz}$, $t_{Osc} = 1 \mu\text{s}$)

Fig. 8 - Interrupt recovery from STOP instruction timing waveforms.

Functional Pin Description

VDD and VSS - VDD and VSS provide power to the chip. VDD provides power and VSS is ground.

IRQ (Maskable Interrupt Request) - \overline{IRQ} is a level sensitive and edge sensitive input which can be used to request an interrupt sequence. The MPU completes the current instruction before it responds to the request. If \overline{IRQ} is low and the interrupt mask bit (I-bit) in the Condition Code Register is clear, the MPU begins an interrupt sequence at the end of the current instruction. The interrupt circuit recognizes both a "Wire ORed" level as well as pulses on the \overline{IRQ} line (see Interrupt Section for more details). \overline{IRQ} requires an external resistor to VDD for "Wire OR" operation.

RESET - The \overline{RESET} input is not required for start up but can be used to reset the MPU's internal state and provide an orderly software start up procedure. Refer to the RESET section for a detailed description.

TIMER - The \overline{TIMER} input is used for clocking the on chip timer. Refer to \overline{TIMER} section for a detailed description.

AS (Address Strobe) - Address Strobe (AS) is an output strobe used to indicate the presence of an address on the 8-bit multiplexed bus. The AS line is used to demultiplex the eight least significant address bits from the data bus. A latch controlled by Address Strobe should capture addresses on the negative edge. This output is capable of driving one standard TTL load and 130pF and is available at $f_{OSC} \div 5$ when the MPU is not in the WAIT or STOP states.

DS (Data Strobe) - This output is used to transfer data to or from a peripheral or memory. DS occurs anytime the MPU does a data read or write. DS also occurs when the MPU does a data transfer to or from the MPU's internal memory. Refer to Table 2 and Figure 4 for timing characteristics. This output is capable of driving one standard TTL


load and 130pF. DS is a continuous signal at $f_{OSC} \div 5$ when the MPU is not in WAIT or STOP state. Some bus cycles are redundant reads of op code bytes.

R/W (Read/Write) - The $\overline{R/W}$ output is used to indicate the direction of data transfer for both internal memory and I/O registers, and external peripheral devices and memories. This output is used to indicate to a selected peripheral whether the MPU is going to read or write data on the next Data Strobe ($\overline{R/W}$ low = processor write; $\overline{R/W}$ high = processor read). The $\overline{R/W}$ output is capable of driving one standard TTL load and 130pF. The normal standby state is Read (high).

A8-A15 (High Order Address Lines) - The A8-A15 output lines constitute the higher order non-multiplexed addresses. Each output line is capable of driving one standard TTL load and 130pF.

B0-B7 (Address/Data Bus) - The B0-B7 bidirectional lines constitute the lower order addresses and data. These lines are multiplexed, with address present at Address Strobe time and data present at Data Strobe time. When in the data mode, these lines are bidirectional, transferring data to and from memory and peripheral devices as indicated by the $\overline{R/W}$ pin. As outputs in either the data or address modes, these lines are capable of driving one standard TTL load and 130pF.

OSC1, OSC2 - The CDP6805E2/3 provides for two types of oscillator inputs — crystal circuit or external clock. The two oscillator pins are used to interface to a crystal circuit, as shown in Figure 5. If an external clock is used, it must be connected to OSC1. The input at these pins is divided by five to form the cycle rate seen on the AS and DS pins. The frequency range is specified by f_{OSC} . The OSC1 to bus transitions relationships are provided in Figure 9 for system designs using oscillators slower than 5 MHz.



92CS-38023R1

Fig. 9 - OSC1 to bus transitions timing waveforms

CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C

Crystal — The circuit shown in Figure 5 is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for f_{OSC} in the electrical characteristics table. An external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time.

External Clock — An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 10.





Fig. 10 — External clock connection.

LI (Load Instruction) — This output is used to indicate that a fetch of the next opcode is in progress. LI remains low during an External or Timer interrupt. The LI output is only used for certain debugging and test systems. For normal operations this pin is not connected. The LI output is capable of driving one standard TTL load and 50 pF. This signal overlaps Data Strobe.

PA0-PA7 — These eight pins constitute Input/Output Port A. Each line is individually programmed to be either an input or output under software control via its Data Direction Register as shown below. An I/O pin is programmed as an output when the corresponding DDR bit is set to a "1," and as an input when it is set to a "0". In the output mode the bits are latched and appear on the corresponding output pins. An MPU read of the port bits programmed as outputs reflect the last value written to that location. When programmed as an input, the input data bit(s) are not latched. An MPU read of the port bits programmed as inputs reflects the current status of the corresponding input pins. The Read/Write port timing is shown in Figure 3. See typical I/O Port Circuitry in Figure 11. During a Power-On Reset or external RESET all lines are configured as inputs (zero in Data Direction Register). The output port register is not initialized by reset. The TTL compatible three-state output buffers are capable of driving one standard TTL load and 50 pF. The DDR is a read/write register.

PB0-PB7 — These eight pins interface to Input/Output Port B. Refer to PA0-PA7 description for details of operation.



92CS-38025




Fig. 11 - Typical I/O port circuitry

TABLE 3 I/O PIN FUNCTIONS

R/W	DDR	I/O PIN FUNCTIONS
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read
1	1	The I/O pin is in an output mode. The output data latch is read.

Functional Description

Throughout the following sections references to CDP6805E2 imply both the CDP6805E2 and the CDP6805E3. Values in parenthesis refer to the CDP6805E3.

Memory Addressing

The CDP6805E2 is capable of addressing 8192 (65,536) bytes of memory and I/O registers. The address space is divided into internal memory space and external memory space, as shown in Figure 12.

The internal memory space is located within the first 128 bytes of memory (first half of page zero) and is comprised of the I/O port locations, timer locations, and 112 bytes of RAM. The MPU can read from or write to any of these locations. A program write to on chip locations is repeated on the external bus to permit off chip memory to duplicate the content of on chip memory. Program reads to on chip locations also appear on the external bus, but the MPU accepts data only from the addressed on chip location. Any read data appearing on the input bus is ignored.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and

subroutine calls. At power up, the stack pointer is set to \$7F and it is decremented as data is pushed onto the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 64 bytes of RAM is available for stack usage. Since most programs use only a small part of the allotted stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage.

All memory locations above location \$007F are part of the external memory map. In addition, ten locations in the I/O portion of the lower 128 bytes of memory space, as shown in Figure 12, are part of the external memory map. All of the external memory space is user definable except the highest 10 locations. Locations \$1FF6 to \$1FFF (\$FFF6 to \$FFFF) of the external address space are reserved for interrupt and reset vectors (see Figure 12).

Registers

The CDP6805E2 contains five registers as shown in the programming model in Figure 13. The interrupt stacking order is shown in Figure 14.

Accumulator (A) - This Accumulator is an 8-bit general purpose register used for arithmetic calculations and data manipulations.

Index Register (X) - The X register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit operand which is used to create an effective address. The index register is also used for data manipulations with the Read/Modify/Write type of instructions and as a temporary storage register when not performing addressing operations.

Program Counter (PC) - The program counter is a 13-bit (16-bit) register that contains the address of the next instruction to be executed by the processor.

CDP6805E2, CDP6805E3, CDP6805E2C, CDP6805E3C




Fig. 12a - CDP6805E2 address map.




Fig. 12b - CDP6805E3 address map.





Fig. 13 - Programming model.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 14 - Stacking order.

STACK POINTER (SP) - The stack pointer is a 13-bit (16-bit) register containing the address of the next free location on the stack. When accessing memory, the seven most significant bits are permanently set to 0000001 (0000000001). They are appended to the six least-significant register bits to produce an address within the range of \$007F to \$0040. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$007F). Nested interrupts and/or subroutines may use up to 64 (decimal) locations, beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.

CONDITION CODE REGISTER (CC) - The condition code register is a 5-bit register in which each bit is used to indicate the results of the instruction just executed. These

bits can be individually tested by a program and specific action taken as a result of their state. Each of the five bits is explained below.

Half Carry Bit (H) - The H-bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H-bit is useful in Binary Coded Decimal addition subroutines.

Interrupt Mask Bit (I) - When the I-bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I-bit is set, the interrupt is latched and will be processed when the I-bit is next cleared.

Negative Bit (N) - When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logical one).

Zero Bit (Z) - When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry Bit (C) – The C-bit is set when a carry or a borrow out of the ALU occurs during an arithmetic instruction. The C-bit is also modified during bit test, shift, rotate, and branch types of instruction.

Resets

The CDP6805E2 has two reset modes: an active low external reset pin (RESET) and a Power On Reset function; refer to Figure 5.

RESET (Pin #1) – The RESET input pin is used to reset the MPU and provide an orderly software start up procedure. When using the external reset mode, the RESET pin must stay low for a minimum of one t_{CYC} . The RESET pin is provided with a Schmitt Trigger to improve its noise immunity capability.

Power On Reset – The Power On Reset occurs when a positive transition is detected on V_{DD} . The Power On Reset is used strictly for power turn on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power down reset. The power on circuitry provides for a 1920 t_{CYC} delay from the time of the first oscillator operation. If the external reset pin is low at the end of the 1920 t_{CYC} time out, the processor remains in the reset condition.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit (bit 7) is cleared to a "0".
- Timer control register interrupt mask bit (bit 6) is set to a "1".
- All data direction register bits are cleared to a "0" (inputs).
- Stack pointer is set to \$007F
- The address bus is forced to the reset vector (\$1FFE, \$1FFF (\$FFFE, \$FFFF))
- Condition code register interrupt mask bit (I) is set to a "1"
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports) the timer, etc., are not cleared by the reset conditions.

Interrupts

The CDP6805E2 is capable of operation with three different interrupts, two hardware (timer interrupt and external interrupt) and one software (SWI). When any of these interrupts occur, normal processing is suspended at the end of the current instruction execution. All of the program registers (the machine state) are pushed onto the stack; refer to Figure 14 for stacking order. The appropriate vector pointing to the starting address of the interrupt service routine is then fetched; refer to Figure 15 for the interrupt sequence.

The priority of the various interrupts from highest to lowest is as follows:

RESET → * → External Interrupt → Timer Interrupt

Timer Interrupt – If the timer mask bit (TCR6) is cleared, then each time the timer decrements to zero (transitions

from \$01 to \$00) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I-bit in the condition code register is set. This masks further interrupts until the present one is serviced. The processor now vectors to the timer interrupts service routine. The address for this service routine is specified by the contents of \$1FF8 and \$1FF9 (\$FFF8 and \$FFF9). The contents of \$1FF6 and \$1FF7 (\$FFF6 and \$FFF7) specify the service routine. Also, software must be used to clear the timer interrupt request bit (TCR7). At the end of the time interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.


External Interrupt – If the interrupt mask bit of the condition code register is cleared and the external interrupt pin \overline{IRQ} is "low", then the external interrupt occurs. The action of the external interrupt is identical to the timer interrupt with the exception that the service routine address is specified by the contents of \$1FFA and \$1FFB (\$FFFA and \$FFFB). The interrupt logic recognizes both a "wire ORed" level and pulses on the external interrupt line. Figure 16 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line (\overline{IRQ}) to the processor. The first configuration shows many interrupt lines "wire ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the \overline{IRQ} remains low, then the next interrupt is recognized. The second method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time (t_{LIL}) is obtained by adding 20 instruction cycles (one cycle $t_{CYC} = 5/f_{OSC}$) to the total number of cycles it takes to complete the service routine including the RTI instruction; refer to Figure 6.

Software Interrupt (SWI) – The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$1FFC and \$1FFD (\$FFFC and \$FFFD). See Figure 15 for interrupt and instruction Processing Flowchart.

The following three functions are not strictly interrupts; however, they are tied very closely to the interrupts. These functions are RESET, STOP, WAIT.

RESET – The RESET input pin and the internal Power On Reset function each cause the program to vector to an initialization program. This vector is specified by the contents of memory locations \$1FFE and \$1FFF (\$FFFE and \$FFFF). The interrupt mask of the condition code register is also set. Refer to RESET section for details.


*Any current instruction including SWI



* NOTE: The clear of TCR bit 7 must be accomplished with software.

92CS-38030

Fig. 15 - Interrupt and instruction processing flowchart.



92CS-38031

Fig. 16 - External interrupt.

STOP - The STOP instruction places the CDP6805E2 in a low power consumption mode. In the STOP function the internal oscillator is turned off, causing all internal processing and the timer to be halted; refer to Figure 17. The DS and AS lines go to a low state and the R/W line goes to a high state. The multiplexed address/data bus goes to the data input state. The high order address lines remain at the address of the next instruction. The MPU remains in the STOP mode until an external interrupt or reset occurs; refer to Figure 8 and 17.




Fig. 17 - Stop function flowchart

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged.

WAIT - The WAIT instruction places the CDP6805E2 in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode; refer to Table 1. In the WAIT function, the internal clock is disabled from all internal circuitry except the Timer circuit, refer to Figure 18. Thus, all internal processing is halted

except the Timer, which is allowed to count in a normal sequence. The R/W line goes to a high state, the multiplexed address/data bus goes to the data input state, and the DS and AS lines go to the low state. The high order address lines remain at the address of the next instruction. The MPU remains in this state until an external interrupt, timer interrupt, or a reset occurs; refer to Figures 7 and 18.

During the WAIT mode, the I-bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled to allow a periodic exit from the WAIT mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer WAIT interrupt) is serviced since the MCU is no longer in the WAIT mode.

Timer


The MPU timer contains a single 8-bit software programmable counter with 7-bit software selectable prescaler. The counter may be preset under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the Timer Control Register (TCR) is set. Then if the timer interrupt is not masked, i.e., bit 6 of the TCR and the I-bit in the Condition Code Register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack, and then fetches the timer vector address from locations \$1FF8 and \$1FF9 (\$FFF8 and \$FFF9) in order to begin servicing the interrupt, unless it was in locations \$1FF6 and \$1FF7 (\$FFF6 and \$FFF7) the WAIT mode.

The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter becomes stable prior to the read portion of a cycle and does not change during the read. The timer interrupt request bit remains set until cleared by the software. If this happens before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR = 1).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are cleared to all "0's" by the write operation into TCR when bit 3 of the written data equals 1, which allows for truncation free counting.

The Timer input can be configured for three different operating modes, plus a disable mode depending on the value written to the TCR4, TCR5 control bits. Refer to the Timer Control Register section.

Timer Input Mode 1 - If TCR4 and TCR5 are both programmed to a "0", the input to the Timer is from an internal clock and the Timer input is disabled. The internal clock mode can be used for periodic interrupt generation, as well



92CS-38033

Fig. 18 - Wait function flowchart.


as a reference in frequency and event measurement. The internal clock is the instruction cycle clock and is coincident with Address Strobe (AS) except during a WAIT instruction. During a WAIT instruction the AS pin goes to a low state but the internal clock to the Timer continues to run at its normal rate.

Timer Input Mode 2 - With TCR4=1 and TCR5=0, the internal clock and the TIMER input pin are ANDed together to form the Timer input signal. This mode can be used to measure external pulse widths. The external pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is ± 1 clock and therefore accuracy improves with longer input pulse widths.

Timer Input Mode 3 - If TCR4=0 and TCR5=1, then all inputs to the Timer are disabled.

Timer Input Mode 4 - If TCR4=1 and TCR5=1, the internal clock input to the Timer is disabled and the TIMER input pin becomes the input to the Timer. The external Timer pin can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts.

Figure 19 shows a block diagram of the Timer subsystem. Power-on Reset and the STOP instruction cause the counter to be set to $\$F0$.



- NOTES:
1. Prescaler and 8-bit counter are clocked falling edge of the internal clock (AS) or external input.
 2. Counter is written to during Data Strobe (DS) and counts down continuously.

92CM-38034R1

Fig. 19 - Timer block diagram.

Timer Control Register (TCR)

7	6	5	4	3	2	1	0
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0

All bits in this register except bit 3 are Read/Write bits.

TCR7 - Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic "1".

- 1 - Set whenever the counter decrements to zero, or under program control.
- 0 - Cleared on external reset, power-on reset, STOP instruction, or program control.

TCR6 - Timer interrupt mask bit: when this bit is a logic "1" it inhibits the timer interrupt to the processor.

- 1 - Set on external reset, power-on reset, STOP instruction, or program control.
- 0 - Cleared under program control.

TCR5 - External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by RESET.)

- 1 - Select external clock source.
- 0 - Select internal clock source (AS).

TCR4 - External enable bit: control bit used to enable the external timer pin. (Unaffected by RESET.)

- 1 - Enable external timer pin.
- 0 - Disable external timer pin.

TCR5 TCR4

0	0	Internal clock (AS) to Timer
0	1	AND of internal clock (AS) and TIMER pin to Timer
1	0	Inputs to Timer disabled
1	1	TIMER pin to Timer

Refer to Figure 19 for Logic Representation.

TCR3 - Timer Prescaler Reset bit: writing a "1" to this bit resets the prescaler to zero. A read of this location always indicates a "0." (Unaffected by RESET.)

TCR2, TCR1, TCR0 - Prescaler address bits: decoded to select one of eight taps on the prescaler. (Unaffected by RESET.)

Prescaler

TCR2	TCR1	TCR0	Result
0	0	0	+ 1
0	0	1	+ 2
0	1	0	+ 4
0	1	1	+ 8
1	0	0	+ 16
1	0	1	+ 32
1	1	0	+ 64
1	1	1	+ 128

CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C

SYSTEM CONFIGURATION

Figures 20 through 24 show in general terms how the CDP6805E2 bus structure may be utilized. Specified interface details vary with the various peripheral and memory devices employed.




Fig. 20 - Connection to CMOS peripherals.

CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C




Fig. 21 - Connection to peripherals.






Fig. 22 - Connection to latch non-multiplexed CMOS ROM or EPROM.



92CS-38039

Fig. 23 - Connection to static CMOS RAMs.



92CS-38040

Fig. 24 - Connection to latched non-multiplexed CMOS RAM.

CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C

Table 4 provides a detailed description of the information present on the Bus, the Read/Write (R/W) pin and the Load Instruction (LI) pin during each cycle for each instruction. This information is useful in comparing actual with ex-

pected results during debug of both software and hardware as the control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction.

TABLE 4 — SUMMARY OF CYCLE BY CYCLE OPERATION

Address Mode	Cycles	Cycle #	Address Bus	R/W Pin	LI Pin	Data Bus
Instructions						
Inherent						
LSR LSL	3	1	Op Code Address	1	1	Op Code
ASR NEG		2	Op Code Address + 1	1	0	Op Code Next Instruction
CLR ROL COM ROR DEC INC TST		3	Op Code Address + 1	1	0	Op Code Next Instruction
TAX CLC SEC STOP CLI SEI RSP WAIT NOP TXA	2	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Op Code Next Instruction
RTS	6	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Op Code Next Instruction
		3	Stack Pointer	1	0	Irrelevant Data
		4	Stack Pointer + 1	1	0	Irrelevant Data
		5	Stack Pointer + 2	1	0	Irrelevant Data
		6	New Op Code Address	1	0	New Op Code
SWI	10	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Op Code Next Instruction
		3	Stack Pointer	0	0	Return Address (LO Byte)
		4	Stack Pointer - 1	0	0	Return Address (HI Byte)
		5	Stack Pointer - 2	0	0	Contents of Index Register
		6	Stack Pointer - 3	0	0	Contents of Accumulator
		7	Stack Pointer - 4	0	0	Contents of CC Register
		8	Vector Address 1FFC (FFFC) (Hex)	1	0	Address of Int. Routine (HI Byte)
		9	Vector Address 1FFD (FFFD) (Hex)	1	0	Address of Int. Routine (LO Byte)
		10	Interrupt Routine Starting Address	1	0	Interrupt Routine First Opcode
RTI	9	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Op Code Next Instruction
		3	Stack Pointer	1	0	Irrelevant Data
		4	Stack Pointer + 1	1	0	Irrelevant Data
		5	Stack Pointer + 2	1	0	Irrelevant Data
		6	Stack Pointer + 3	1	0	Irrelevant Data
		7	Stack Pointer + 4	1	0	Irrelevant Data
		8	Stack Pointer + 5	1	0	Irrelevant Data
		9	New Op Code Address	1	0	New Op Code
Immediate						
ADC EOR CPX ADD LDA LDX AND ORA BIT SBC CMB SUB	2	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Operand Data
Bit Set/Clear						
BSET n BCLR n	5	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Address of Operand
		3	Address of Operand	1	0	Operand Data
		4	Address of Operand	1	0	Operand Data
		5	Address of Operand	0	0	Manipulated Data
Bit Test and Branch						
BRSET n BRCLR n	5	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Address of Operand
		3	Address of Operand	1	0	Operand Data
		4	Op Code Address + 2	1	0	Branch Offset
		5	Op Code Address + 2	1	0	Branch Offset
Relative						
BCC BHI BNE BEQ BCS BPL BHCC BLS BIL BMC BRN BHCS BIH BMI BMS BRA	3	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Branch Offset
		3	Op Code Address + 1	1	0	Branch Offset
BSR	6	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Branch Offset
		3	Op Code Address + 1	1	0	Branch Offset
		4	Subroutine Starting Address	1	0	First Subroutine Op Code
		5	Stack Pointer	0	0	Return Address (LO Byte)
		6	Stack Pointer - 1	0	0	Return Address (HI Byte)

CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C

TABLE 4 — SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

Address Mode Instructions	Cycles	Cycles #	Address Bus	R/W Pin	LI Pin	Data Bus
Direct						
JMP	2	1 2	Op Code Address Op Code Address + 1	1 1	1 0	Op Code Jump Address
ADC EOR CPX ADD LDA LDX AND ORA BIT SBC CMP SUB	3	1 2 3	Op Code Address Op Code Address + 1 Address of Operand	1 1 1	1 0 0	Op Code Address of Operand Operand Data
TST	4	1 2 3 4	Op Code Address Op Code Address + 1 Address of Operand Op Code Address + 2	1 1 1 1	1 0 0 0	Op Code Address of Operand Operand Data Op Code Next Instruction
STA STX	4	1 2 3 4	Op Code Address Op Code Address + 1 Op Code Address + 1 Address of Operand	1 1 1 0	1 0 0 0	Op Code Address of Operand Address of Operand Operand Data
LSL LSR DEC ASR NEG INC CLR ROL COM ROR	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Operand Address Operand Address Operand Address	1 1 1 1 0	1 0 0 0 0	Op Code Address of Operand Current Operand Data Current Operand Data New Operand Data
JSR	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Subroutine Starting Address Stack Pointer Stack Pointer - 1	1 1 1 0 0	1 0 0 0 0	Op Code Subroutine Address (LO Byte) 1st Subroutine Op Code Return Address (LO Byte) Return Address (HI Byte)
Extended						
JMP	3	1 2 3	Op Code Address Op Code Address + 1 Op Code Address + 2	1 1 1	1 0 0	Op Code Jump Address (HI Byte) Jump Address (LO Byte)
ADC BIT ORA ADD CMP LDX AND EOR SBC CPX LDA SUB	4	1 2 3 4	Op Code Address Op Code Address + 1 Op Code Address + 2 Address of Operand	1 1 1 1	1 0 0 0	Op Code Address Operand (HI Byte) Address Operand (LO Byte) Operand Data
STA STX	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Op Code Address + 2 Op Code Address + 2 Address of Operand	1 1 1 1 0	1 0 0 0 0	Op Code Address of Operand (HI Byte) Address of Operand (LO Byte) Address of Operand (LO Byte) Operand Data
JSR	6	1 2 3 4 5 6	Op Code Address Op Code Address + 1 Op Code Address + 2 Subroutine Starting Address Stack Pointer Stack Pointer - 1	1 1 1 1 0 0	1 0 0 0 0 0	Op Code Address of Subroutine (HI Byte) Address of Subroutine (LO Byte) 1st Subroutine Op Code Return Address (LO Byte) Return Address (HI Byte)
Indexed, No-Offset						
JMP	2	1 2	Op Code Address Op Code Address + 1	1 1	1 0	Op Code Op Code Next Instruction
ADC EOR CPX ADD LDA LDX AND ORA BIT SBC CMP SUB	3	1 2 3	Op Code Address Op Code Address + 1 Index Register	1 1 1	1 0 0	Op Code Op Code Next Instruction Operand Data
TST	4	1 2 3 4	Op Code Address Op Code Address + 1 Index Register Op Code Address + 1	1 1 1 1	1 0 0 0	Op Code Op Code Next Instruction Operand Data Op Code Next Instruction
STA STX	4	1 2 3 4	Op Code Address Op Code Address + 1 Op Code Address + 1 Index Register	1 1 1 0	1 0 0 0	Op Code Op Code Next Instruction Op Code Next Instruction Operand Data
LSL LSR DEC ASR NEG INC CLR ROL COM ROR	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Index Register Index Register Index Register	1 1 1 1 0	1 0 0 0 0	Op Code Op Code Next Instruction Current Operand Data Current Operand Data New Operand Data
JSR	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Index Register Stack Pointer Stack Pointer - 1	1 1 1 0 0	1 0 0 0 0	Op Code Op Code Next Instruction 1st Subroutine Op Code Return Address (LO Byte) Return Address (HI Byte)

3

**MICRO-
PROCESSORS**

CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C

TABLE 4 – SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

Address Mode Instructions	Cycles	Cycles #	Address Bus	R/W Pin	LI Pin	Data Bus
Indexed 8-Bit Offset						
JMP	3	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
ADC EOR CPX ADD LDA LDX AND ORA CMP SUB BIT SBC	4	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Index Register + Offset	1	0	Operand Data
STA STX	5	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Op Code Address + 1	1	0	Offset
		5	Index Register + Offset	0	0	Operand Data
TST	5	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Index Register + Offset	1	0	Operand Data
		5	Op Code Address + 2	1	0	Op Code Next Instruction
LSL LSR ASR NEG CLR ROL COM ROR DEC INC	6	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Index Register + Offset	1	0	Current Operand Data
		5	Index Register + Offset	1	0	Current Operand Data
		6	Index Register + Offset	0	0	New Operand Data
JSR	6	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Index Register + Offset	1	0	1st Subroutine Op Code
		5	Stack Pointer	0	0	Return Address LO Byte
		6	Stack Pointer - 1	0	0	Return Address HI Byte
Indexed, 16-Bit Offset						
JMP	4	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset (HI Byte)
		3	Op Code Address + 2	1	0	Offset (LO Byte)
		4	Op Code Address + 2	1	0	Offset (LO Byte)
ADC CMP SUB ADD EOR SBC AND ORA CPX LDA BIT LDX	5	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset (HI Byte)
		3	Op Code Address + 2	1	0	Offset (LO Byte)
		4	Op Code Address + 2	1	0	Offset (LO Byte)
		5	Index Register + Offset	1	0	Operand Data
STA STX	6	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset (HI Byte)
		3	Op Code Address + 2	1	0	Offset (LO Byte)
		4	Op Code Address + 2	1	0	Offset (LO Byte)
		5	Op Code Address + 2	1	0	Offset (LO Byte)
		6	Index Register + Offset	0	0	Operand Data
JSR	7	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset (HI Byte)
		3	Op Code Address + 2	1	0	Offset (LO Byte)
		4	Op Code Address + 2	1	0	Offset (LO Byte)
		5	Index Register + Offset	1	0	1st Subroutine Op Code
		6	Stack Pointer	0	0	Return Address (LO Byte)
		7	Stack Pointer - 1	0	0	Return Address (HO Byte)

CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C

TABLE 4 – SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

Instructions	Cycles	Cycles #	Address Bus	RESET Pin	R/W Pin	LI Pin	Data Bus
Other Functions							
Hardware $\overline{\text{RESET}}$	5		\$1FFE (\$FFFE)	0	1	0	Irrelevant Data
		1	\$1FFE (\$FFFE)	0	1	0	Irrelevant Data
		2	\$1FFE (\$FFFE)	1	1	0	Irrelevant Data
		3	\$1FFE (\$FFFE)	1	1	0	Vector High
		4	\$1FFF (\$FFFF)	1	1	0	Vector Low
		5	Reset Vector	1	1	0	Op Code
Power on Reset	1922	1	\$1FFE (\$FFFE)	1	1	0	Irrelevant Data
		•	•	•	•	•	•
		•	•	•	•	•	•
		•	•	•	•	•	•
		•	•	•	•	•	•
1919	\$1FFE (\$FFFE)	1	1	0	Irrelevant Data		
1920	\$1FFE (\$FFFE)	1	1	0	Vector High		
1921	\$1FFF (\$FFFF)	1	1	0	Vector Low		
1922	Reset Vector	1	1	0	Op Code		
Instruction	Cycles	Cycles #	Address Bus	$\overline{\text{IRQ}}$ Pin	R/W Pin	LI Pin	Data Bus
$\overline{\text{IRQ}}$ Interrupt (Timer Vector \$1FF8, \$1FF9)	10		Last Cycle of Previous Instruction	0	X	0	X
		1	Next Op Code Address	0	1	0	Irrelevant Data
		2	Next Op Code Address	X	1	0	Irrelevant Data
		3	SP	X	0	0	Return Address (LO Byte)
		4	SP – 1	X	0	0	Return Address (HI Byte)
		5	SP – 2	X	0	0	Contents Index Reg
		6	SP – 3	X	0	0	Contents Accumulator
		7	SP – 4	X	0	0	Contents CC Register
		8	\$1FFA (\$FFFA)	X	1	0	Vector High
		9	\$1FFB (\$FFFB)	X	1	0	Vector Low
10	$\overline{\text{IRQ}}$ Vector	X	1	0	Int Routine First		

3

MICRO-PROCESSORS

CDP6805

4

CDP6805/CDP68HC05 INSTRUCTION SET

	PAGE
INSTRUCTION SET	4-2
ADDRESSING MODES	4-6
MULTIPLY INSTRUCTION	4-11

4

INSTRUCTION
SET

CDP6805/CDP68HC05 Instruction Set

Instruction Set

All members of the CDP6805 and CDP68HC05 families of MCUs share an identical register set with variations only in the width of the program counter (PC) and stack pointer (SP), and variations in memory and I/O facilities. Since all I/O is memory mapped, no special instructions are needed to handle the differences between devices.

A common set of 61 basic instructions are used, by all CDP6805 and CDP68HC05 MCUs, to operate on the registers and memory. In addition to the shared set, all CDP68HC05 MCUs have one additional instruction - Multiply (MUL).

The instruction set can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. The first operand is either the accumulator or the index register. The second operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions is the program counter. Refer to Table 1.

Read-Modify-Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to Table 2.

CDP6805/CDP68HC05 Instruction Set

TABLE 1. REGISTER/MEMORY INSTRUCTIONS

FUNCTION	ADDRESSING MODES																	
	IMMEDIATE			DIRECT			EXTENDED			INDEXED (NO OFFSET)			INDEXED (8-BIT OFFSET)			INDEXED (16-BIT OFFSET)		
	OP CODE	NO. BYTES	NO. CYCLES	OP CODE	NO. BYTES	NO. CYCLES	OP CODE	NO. BYTES	NO. CYCLES	OP CODE	NO. BYTES	NO. CYCLES	OP CODE	NO. BYTES	NO. CYCLES	OP CODE	NO. BYTES	NO. CYCLES
Load A from Memory	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5
Load X from Memory	AE	2	2	BE	2	3	OE	3	4	FE	1	3	EE	2	4	DE	3	5
Store A in Memory	-	-	-	B7	2	4	C7	3	5	F7	1	4	E7	2	5	D7	3	6
Store X in Memory	-	-	-	BF	2	4	CF	3	5	FF	1	4	EF	2	5	DF	3	6
Add Memory to A	AB	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5
Add Memory and Carry to A	A9	2	2	B9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5
Subtract Memory	A0	2	2	B0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5
Subtract Memory From A with Borrow	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5
AND Memory to A	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5
OR Memory with A	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5
Exclusive OR Memory with A	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5
Arithmetic Compare A with Memory	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5
Arithmetic Compare X with Memory	A3	2	2	B3	2	3	C3	3	4	F3	1	3	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5
Jump Unconditional	-	-	-	BC	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4
Jump to Subroutine	-	-	-	BD	2	2	CD	3	3	FD	1	5	ED	2	6	DD	3	7

TABLE 2. READ-MODIFY-WRITE INSTRUCTIONS

FUNCTION	MNEM	ADDRESSING MODES														
		INHERENT (A)			INHERENT (X)			DIRECT			INDEXED (NO OFFSET)			INDEXED 8-BIT OFFSET)		
		OP CODE	NO. BYTES	NO. CYCLES	OP CODE	NO. BYTES	NO. CYCLES	OP CODE	NO. BYTES	NO. CYCLES	OP CODE	NO. BYTES	NO. CYCLES	OP CODE	NO. BYTES	NO. CYCLES
Increment	INC	4C	1	3	5C	1	3	3C	2	5	7C	1	5	6C	2	6
Decrement	DEC	4A	1	3	5A	1	3	3A	2	5	7A	1	5	6A	2	6
Clear	CLR	4F	1	3	5F	1	3	3F	2	5	7F	1	5	6F	2	6
Complement	COM	43	1	3	53	1	3	33	2	5	73	1	5	63	2	6
Negate (2's Complement)	NEG	40	1	3	50	1	3	30	2	5	70	1	5	60	2	6
Rotate Left Thru Carry	ROL	49	1	3	59	1	3	39	2	5	79	1	5	69	2	6
Rotate Right Thru Carry	ROR	46	1	3	56	1	3	36	2	5	76	1	5	66	2	6
Logical Shift Left	LSL	48	1	3	58	1	3	38	2	5	78	1	5	68	2	6
Logical Shift Right	LSR	44	1	3	54	1	3	34	2	5	74	1	5	64	2	6
Arithmetic Shift Right	ASR	47	1	3	57	1	3	37	2	5	77	1	5	67	2	6
Test for Negative or Zero	TST	4D	1	3	5D	1	3	3D	2	4	7D	1	4	6D	2	5
Multiply†	MULT	42	1	11	-	-	-	-	-	-	-	-	-	-	-	-

† Multiply (MUL) is only available on HC versions of the 6805

CDP6805/CDP68HC05 Instruction Set

Branch Instructions

Most branch instructions test the state of the condition code register and if certain criteria are met, a branch is executed. This adds an offset between -127 and +128 to the current program counter. Refer to Table 3.

TABLE 3. BRANCH INSTRUCTIONS

FUNCTION	MNEM	RELATIVE ADDRESSING MODE		
		OP CODE	NO. BYTES	NO. CYCLES
Branch Always	BRA	20	2	3
Branch Never	BRN	21	2	3
Branch IFF Higher	BHI	22	2	3
Branch IFF Lower or Same	BLS	23	2	3
Branch IFF Carry Clear	BCC	24	2	3
(Branch IFF Higher or Same)	(BHS)	24	2	3
Branch IFF Carry Set	BCS	25	2	3
(Branch IFF Lower)	(BLO)	25	2	3
Branch IFF Not Equal	BNE	26	2	3
Branch IFF Equal	BEQ	27	2	3
Branch IFF Half Carry Clear	BHCC	28	2	3
Branch IFF Half Carry Set	BHCS	29	2	3
Branch IFF Plus	BPL	2A	2	3
Branch IFF Minus	BMI	2B	2	3
Branch IFF Interrupt Mask Bit is Clear	BMC	2C	2	3
Branch IFF Interrupt Mask Bit is Set	BMS	2D	2	3
Branch IFF Interrupt Line is Low	BIL	2E	2	3
Branch IFF Interrupt Line is High	BIH	2F	2	3
Branch to Subroutine	BSR	AD	2	6

Bit Manipulation Instructions

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space except for ROM, port D data location (\$03), serial peripheral status register (\$0B), serial communications status register (10), timer status register (\$13), and timer input capture register (\$14 - \$15). All port registers, port DDRs, timer, two serial systems, on-chip RAM, and 48 bytes of ROM reside in the first 256 bytes (page zero). An additional feature allows the software to test and branch on the state of any bit within the first 256 locations. The bit set, bit clear, and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions, the value of the bit tested is automatically placed in the carry bit of the condition code register. Refer to Table 4.

TABLE 4A. BIT SET/CLEAR INSTRUCTIONS

FUNCTION	MNEM	OP CODE	NO. BYTES	NO. CYCLES
Set Bit n	BSET n (n = 0 . . . 7)	10 + 2*n	2	5
Clear Bit n	BCLR n (n = 0 . . . 7)	11 + 2*n	2	5

TABLE 4B. BIT TEST AND BRANCH INSTRUCTIONS

FUNCTION	MNEM	OP CODE	NO. BYTES	NO. CYCLES
Branch IFF Bit n is Set	BRSET n (n = 0 . . . 7)	2*n	3	5
Branch IFF Bit n is Clear	BRCLR n (n = 0 . . . 7)	01 + 2*n	3	5

Control Instructions

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 5.

TABLE 5. CONTROL INSTRUCTIONS

FUNCTION	MNEM	INHERENT		
		OP CODE	NO. BYTES	NO. CYCLES
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	10
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2
Stop	STOP	8E	1	2
Wait	WAIT	8F	1	2

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 6.

Opcode Map

Table 7 is an opcode map for the instructions used on the MCU.

Addressing Modes

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short absolute (direct) and long absolute (extended) addressing are also included. One and two byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 7 shows the addressing modes for each instruction, with the effects each instruction has on the condition code register.

The term "effective address" (EA) is used in describing the various addressing modes, and is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of" the location or register referred to; e.g., (PC) indicates the contents of the location pointed to by the PC. An arrow indicates "is replaced by", and a colon indicates concatenation of two bytes.

Inherent

In inherent instructions, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

Immediate

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$EA = PC + 1; PC \leftarrow PC + 2$$

Direct

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes most on-chip RAM and all I/O registers. Direct addressing is efficient in both memory and time.

$$EA = (PC + 1); PC \leftarrow PC + 2$$

$$\text{Address Bus High } 0; \text{ Address Bus Low } \leftarrow (PC + 1)$$

Extended

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three-byte instruction.

$$EA = (PC + 1) : (PC + 2); PC \leftarrow PC + 3$$

$$\text{Address Bus High } \leftarrow (PC + 1); \text{ Address Bus Low } \leftarrow (PC + 2)$$

CDP6805/CDP68HC05 Instruction Set

TABLE 6. INSTRUCTION SET

MNEM	ADDRESSING MODES										CONDITION CODES				
	INHERENT	IMMEDIATE	DIRECT	EXTENDED	RELATIVE	INDEXED (NO OFFSET)	INDEXED (8-BITS)	INDEXED (16-BITS)	BIT SET/ CLEAR	BIT TEST AND BRANCH	H	I	N	Z	C
ADC		X	X	X		X	X	X			Λ	•	Λ	Λ	Λ
ADD		X	X	X		X	X	X			Λ	•	Λ	Λ	Λ
AND		X	X	X		X	X	X			•	•	Λ	•	Λ
ASL	X		X			X	X				•	•	Λ	Λ	Λ
ASR	X		X			X	X				•	•	Λ	Λ	Λ
BCC					X						•	•	•	•	•
BCLR									X		•	•	•	•	•
BCS					X						•	•	•	•	•
BEQ					X						•	•	•	•	•
BHCC					X						•	•	•	•	•
BHCS					X						•	•	•	•	•
BHI					X						•	•	•	•	•
BHS					X						•	•	•	•	•
BIH					X						•	•	•	•	•
BIL					X						•	•	•	•	•
BIT		X	X	X		X	X	X			•	•	Λ	Λ	•
BLO					X						•	•	•	•	•
BLS					X						•	•	•	•	•
BMC					X						•	•	•	•	•
BMI					X						•	•	•	•	•
BMS					X						•	•	•	•	•
BNE					X						•	•	•	•	•
BPL					X						•	•	•	•	•
BRA					X						•	•	•	•	•
BRN					X						•	•	•	•	•
BRCLR										X	•	•	•	•	Λ
BRSET										X	•	•	•	•	Λ
BSET									X		•	•	•	•	•
BSR					X						•	•	•	•	•
CLC	X										•	•	•	•	0
CLI	X										•	0	•	•	•
CLR	X		X			X	X				•	•	0	1	•
CMP		X	X	X		X	X	X			•	•	Λ	Λ	Λ
COM	X		X			X	X				•	•	Λ	Λ	1
CPX		X	X	X		X	X	X			•	•	Λ	Λ	•

4

INSTRUCTION SET

CDP6805/CDP68HC05 Instruction Set

TABLE 6. INSTRUCTION SET (Continued)

MNEM	ADDRESSING MODES									CONDITION CODES					
	INHERENT	IMMEDIATE	DIRECT	EXTENDED	RELATIVE	INDEXED (NO OFFSET)	INDEXED (8-BITS)	INDEXED (16-BITS)	BIT SET/ CLEAR	BITTEST AND BRANCH	H	I	N	Z	C
DEC	X		X			X	X				•	•	Λ	Λ	•
EOR		X	X	X		X	X	X			•	•	Λ	Λ	•
INC	X		X								•	•	Λ	Λ	•
JMP			X	X		X	X	X			•	•	•	•	•
JSR			X	X		X	X	X			•	•	•	•	•
LDA		X	X	X		X	X	X			•	•	Λ	Λ	•
LDX		X	X	X		X	X	X			•	•	Λ	Λ	•
LSL	X		X			X	X				•	•	Λ	Λ	Λ
LSR	X		X			X	X				•	•	0	Λ	Λ
MUL†	X										0	•	•	•	0
NEG	X		X			X	X				•	•	Λ	Λ	Λ
NOP	X										•	•	•	•	•
ORA		X	X	X		X	X	X			•	•	Λ	Λ	•
ROL	X		X			X	X				•	•	Λ	Λ	Λ
ROR	X		X			X	X				•	•	Λ	Λ	Λ
RSP	X										•	•	•	•	•
RTI	X										?	?	?	?	?
RTS	X										•	•	•	•	•
SBC		X	X	X		X	X	X			•	•	Λ	Λ	Λ
SEC	X										•	•	•	•	1
SEI	X										•	1	•	•	•
STA			X	X		X	X	X			•	•	Λ	Λ	•
STOP	X										•	0	•	•	•
STX			X	X		X	X	X			•	•	Λ	Λ	•
SUB		X	X	X		X	X	X			•	•	Λ	Λ	Λ
SWI	X										•	1	•	•	•
TAX	X										•	•	•	•	•
TST	X		X			X	X				•	•	Λ	Λ	•
TXA	X										•	•	•	•	•
WAIT	X										•	0	•	•	•

Condition Code Symbols:

H = Half Carry (from Bit 3)

Λ = Test and Set if True Cleared Otherwise

I = Interrupt Mask

• = Not Affected

N = Negate (Sign Bit)

? = Load CC Register From Stack

Z = Zero 0 = Cleared

C = Carry/Borrow 1 = Set

CDP6805/CDP68HC05 Instruction Set

TABLE 7. INSTRUCTION SET OP CODE MAP

HI LOW	BIT MANIPULATION		BRANCH		READ/MODIFY/WRITE						CONTROL			REGISTER/MEMORY										
	BTB	BSC	REL	REL	DIR	INH	INH	INH	IX1	IX	INH	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	F	IX	HI	LOW	
0 0000	0 BTB	1 BSC	2 REL	0010	3 DIR	4 INH	5 INH	6 INH	7 IX	8 INH	9 INH	1000	1001	A 1010	B 1011	C 1100	D 1101	E 1110	1111					
0 0000	5 BRSET0 BTB	2 BSC	3 REL	NEG DIR	1 INH	3 NEG INH	2 NEG INH	6 NEG IX1	1 IX	9 NEG IX	1 INH	RTI 1 INH		2 SUB IMM	2 DIR	3 SUB EXT	2 SUB IX2	4 SUB IX1	3 SUB IX				0 0000	
1 0001	5 BRCLR0 BTB	2 BSC	3 REL	BRN							6 RTS 1 INH		2 CMP IMM	3 CMP DIR	4 CMP EXT	5 CMP IX2	4 CMP IX1	3 CMP IX				1 0001		
2 0010	5 BRSET1 BTB	2 BSC	3 REL	BHI		11 MULT 1 INH							2 SBC IMM	3 SBC DIR	4 SBC EXT	5 SBC IX2	4 SBC IX1	3 SBC IX				2 0010		
3 0010	5 BRCLR1 BTB	2 BSC	3 REL	BLS	5 COM DIR	3 COMX INH	2 COM INH	6 COM IX1	5 COM IX	10 SWI 1 INH			2 CPX IMM	3 CPX DIR	4 CPX EXT	5 CPX IX2	4 CPX IX1	3 CPX IX				3 0010		
4 0100	5 BRSET2 BTB	2 BSC	3 REL	BCC	5 LSR DIR	3 LSRX INH	2 LSR INH	6 LSR IX1	5 LSR IX				2 AND IMM	3 AND DIR	4 AND EXT	5 AND IX2	4 AND IX1	3 AND IX				4 0100		
5 0100	5 BRCLR2 BTB	2 BSC	3 REL	BCS									2 BIT IMM	3 BIT DIR	4 BIT EXT	5 BIT IX2	4 BIT IX1	3 BIT IX				5 0100		
6 0110	5 BRSET3 BTB	2 BSC	3 REL	BNE	5 ROR DIR	3 RORX INH	2 ROR INH	6 ROR IX1	5 ROR IX				2 LDA IMM	3 LDA DIR	4 LDA EXT	5 LDA IX2	4 LDA IX1	3 LDA IX				6 0110		
7 0111	5 BRCLR3 BTB	2 BSC	3 REL	BEQ	5 ASR DIR	3 ASRX INH	2 ASR INH	6 ASR IX1	5 ASR IX				2 TAX INH	3 STA DIR	4 STA EXT	5 STA IX2	4 STA IX1	3 STA IX				7 0111		
8 1000	5 BRSET4 BTB	2 BSC	3 REL	BHCC	5 LSL DIR	3 LSLX INH	2 LSL INH	6 LSL IX1	5 LSL IX				2 CLC INH	3 EOR DIR	4 EOR EXT	5 EOR IX2	4 EOR IX1	3 EOR IX				8 1000		
9 1001	5 BRCLR4 BTB	2 BSC	3 REL	BHCS	5 ROL DIR	3 ROLX INH	2 ROL INH	6 ROL IX1	5 ROL IX				2 SEC INH	3 ADC DIR	4 ADC EXT	5 ADC IX2	4 ADC IX1	3 ADC IX				9 1001		
A 1010	5 BRSET5 BTB	2 BSC	3 REL	BPL	5 DEC DIR	3 DECX INH	2 DEC INH	6 DEC IX1	5 DEC IX				2 CLI INH	3 ORA DIR	4 ORA EXT	5 ORA IX2	4 ORA IX1	3 ORA IX				A 1010		

TABLE 7. INSTRUCTION SET OPCODE MAP (Continued)


HI LOW	BIT MANIPULATION		BRANCH		READ/MODIFY/WRITE				CONTROL		REGISTER/MEMORY							
	BTB	BSC	REL	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	IX
0 0000	0 BTB	1 BSC	2 REL	0010	3 DIR	4 0100	5 0101	6 0110	7 0111	8 1000	9 1001	A 1010	B 1011	C 1100	D 1101	E 1110	F 1111	LOW
B 1011	5 BCLR5 3 BTB	5 BCLR5 2 BSC	5 BMI 2 REL								SEI 1 INH	2 ADD 2 IMM	3 ADD 2 DIR	4 ADD 3 EXT	5 ADD 3 IX2	4 ADD 2 IX1	3 ADD 1 IX	B 1011
C 1100	5 BRSET6 3 BTB	5 BSET6 2 BSC	5 BMC 2 REL		5 INC 2 DIR	3 INCA 1 INH	3 INCX 1 INH	6 INC 2 IX1	5 INC 1 IX		RSP 1 INH		2 JMP 2 DIR	3 JMP 3 EXT	4 JMP 3 IX2	3 JMP 2 IX1	2 JMP 1 IX	C 1100
D 1101	5 BRCLR6 3 BTB	5 BCLR6 2 BSC	5 BMS 2 REL		4 TST 2 DIR	3 TSTA 1 INH	3 TSTX 1 INH	5 TST 2 IX1	4 TST 1 IX		NOP 1 INH	6 BSR 2 REL	5 JSR 3 DIR	6 JSR 3 EXT	7 JSR 3 IX2	6 JSR 2 IX1	5 JSR 1 IX	D 1101
E 1110	5 BRSET7 3 BTB	5 BSET7 2 BSC	5 BIL 2 REL							STOP 1 INH		2 LDX 2 IMM	3 LDX 2 DIR	4 LDX 3 EXT	5 LDX 3 IX2	4 LDX 2 IX1	3 LDX 1 IX	E 1110
F 1111	5 BRCLR7 3 BTB	5 BCLR7 2 BSC	5 BIH 2 REL		5 CLR 2 DIR	3 CLRA 1 INH	3 CLR 1 INH	6 CLR 2 IX1	5 CLR 1 IX	2 WAIT 1 INH	TXA 1 INH		4 STX 2 DIR	5 STX 3 EXT	6 STX 3 IX2	5 STX 2 IX1	4 STX 1 IX	F 1111

† Multiply (MUL) is only available on HC versions of the 6805

Abbreviations for Address Modes:

- INH = Inherent
- A = Accumulator
- X = Index Register
- IMM = Immediate
- DIR = Direct
- EXT = Extended
- REL = Relative
- BSC = Bit Set/Clear
- BTB = Bit Test and Branch

LEGEND



Indexed, No Offset

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or I/O location.

$$EA = X; PC \leftarrow PC + 1$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow X$$

Indexed, 8-Bit Offset

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register; therefore, the operand is located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the mth element in a n element table. All instructions are two bytes. The content of the index register (S) is not changed. The content of (PC + 1) is an unsigned 8-bit integer. One byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$EA = X + (PC + 1); PC \leftarrow PC + 2$$

$$\text{Address Bus High} \leftarrow K; \text{Address Bus Low} \leftarrow X + (PC + 1)$$

where: K = the carry from the addition of x + (PC + 1).

Indexed, 16-Bit Offset

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). The content of the index register is not changed.

$$EA = X + [(PC + 1) : (PC + 2)]; PC \leftarrow PC + 3$$

$$\text{Address Bus High} \leftarrow (PC + 1) + K$$

$$\text{Address Bus Low} \leftarrow X + (PC + 2)$$

where: K = The carry from the addition of X + (PC + 2).

Relative

Relative addressing is only used in branch instructions. In relative addressing, the content of the 8-bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to

the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location.

$$EA = PC + 2 + (PC + 1); PC \leftarrow EA \text{ if branch taken};$$

$$\text{otherwise, } EA = PC \leftarrow PC + 2.$$

Bit Set/Clear

Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 256 addressable locations are thus accessed. The bit to be modified within that byte is specified in the first three bits of the opcode. The bit set and clear instructions occupy two bytes, one for the opcode (including the bit number) and the other to address the byte which contains the bit of interest.

$$EA = (PC + 1); PC \leftarrow PC + 2$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow (PC + 1).$$

Bit Test and Branch

Bit test and branch is a combination of direct addressing, bit set/clear addressing, and relative addressing. The actual bit to be tested, within the byte, is specified within the low order nibble of the opcode. The address of the data byte to be tested is located via a direct address in the location following the opcode byte (EA1). The signed relative 8-bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or cleared in the specified memory location. This single three byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$EA1 = (PC + 1)$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow (PC + 1)$$

$$EA2 = PC + 3 + (PC + 2); PC \leftarrow EA2 \text{ if branch taken};$$

$$\text{otherwise, } PC \leftarrow PC + 3.$$

Multiply Instruction

The MUL instruction performs an 8-bit multiplication of the contents of the A and X registers. The 16-bit result is stored back into the same register pair. The A register holds the lower 8-bits of the product and the X register holds the upper 8-bits of the product. MUL is only available on CDP68HC05 processors.

CDP6805

5

8-BIT BUS PERIPHERALS

		PAGE
8-BIT BUS PERIPHERAL DATA SHEETS		
CDP6402, CDP6402C	CMOS Universal Asynchronous Receiver/Transmitter (UART)	5-3
CDP65C51, CDP65C51A	CMOS Asynchronous Communications Interface Adapter (ACIA)	5-12
CDP6818	CMOS Real-Time Clock With RAM	5-30
CDP6818A	CMOS Real-Time Clock With RAM	5-49
CDP6823	CMOS Parallel Interface	5-68
CDP6853	CMOS Asynchronous Communications Interface Adapter (ACIA) with MOTEL Bus	5-82

5
8-BIT BUS
PERIPHERALS

CDP6402 CDP6402C

CMOS Universal Asynchronous Receiver/Transmitter (UART)

January 1992

Features

- **Low Power CMOS Circuitry**..... 7.5mW (Typ) at 3.2MHz (Max Freq.) at $V_{DD} = 5V$
- **Baud Rate**
 - DC to 200K Bits/s (Max) at 5V, 85°C
 - DC to 400K Bits/s (Max) at 10V, 85°C
- **4V to 10.5 Operation**
- **Automatic Data Formatting and Status Generation**
- **Fully Programmable with Externally Selectable Word Length (5 - 8 Bits), Parity Inhibit, Even/Odd Parity, and 1, 1¹/₂, or 2 Stop Bits**
- **Operating Temperature Range**
 - CDP6402D, CD -55°C to +125°C
 - CDP6402E, CE -40°C to +85°C
- **Replaces Industry Types IM6402 and HD6402**

Description

The CDP6402 and CDP6402C are silicon gate CMOS Universal Asynchronous Receiver/Transmitter (UART) circuits for interfacing computers or microprocessors to asynchronous serial data channels. They are designed to provide the necessary formatting and control for interfacing between serial and parallel data channels. The receiver converts serial start, data, parity, and stop bits to parallel data verifying proper code transmission, parity and stop bits. The transmitter converts parallel data into serial form and automatically adds start parity and stop bits.

The data word can be 5, 6, 7 or 8 bits in length. Parity may be odd, even or inhibited. Stop bits can be 1, 1¹/₂, or 2 (when transmitting 5 bit code).


The CDP6402 and CDP6402C can be used in a wide range of applications including modems, printers, peripherals, video terminals, remote data acquisition systems, and serial data links for distributed processing systems.

The CDP6402 and CDP6402C are functionally identical. They differ in that the CDP6402 has a recommended operating voltage range of 4V to 10.5V, and the CDP6402C has a recommended operating voltage range of 4V to 6.5V. Both types are supplied in 40 lead dual-in-line ceramic packages (D suffix), and 40 lead dual-in-line plastic packages (E suffix).

Ordering Information

PACKAGE	TEMPERATURE RANGE	5V/200K BAUD	10V/400K BAUD
Plastic DIP Burn-In	-40°C to +85°C	CDP6402CE	CDP6402E
		CDP6402CEX	-
Ceramic DIP Burn-In	-40°C to +85°C	CDP6402CD	CDP6402D
		CDP6402CDX	CDP6402DX

Pinout



CDP6402, CDP6402C




Fig. 1 - Functional Block Diagram

Specifications CDP6402, CDP6402C

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})		
(Voltage referenced to V_{SS} Terminal)		
CDP6402	-0.5 to +11 V
CDP6402C	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS		-0.5 to $V_{DD} + 0.5$ V
DC INPUT CURRENT, ANY ONE INPUT		$\pm 100 \mu\text{A}$
POWER DISSIPATION PER PACKAGE (P_D):		
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
For $T_A = -55$ to 100°C (PACKAGE TYPE D)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D)	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR		
For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (T_A):		
PACKAGE TYPE D	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E	-40 to $+85^\circ\text{C}$
STORAGE TEMPERATURE RANGE (T_{stg})		
-65 to $+150^\circ\text{C}$		
LEAD TEMPERATURE (DURING SOLDERING):		
At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$		

OPERATING CONDITIONS at $T_A = \text{Full Package-Temperature Range}$. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP6402		CDP6402C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V_{SS}	V_{DD}	V_{SS}	V_{DD}	

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 10\%$, Except as noted

CHARACTERISTIC		CONDITIONS			LIMITS						UNITS
		V_O (V)	V_{IN} (V)	V_{DD} (V)	CDP6402			CDP6402C			
		Min.	Typ.*	Max.	Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current	I_{DD}	—	0, 5	5	—	0.01	50	—	0.02	200	μA
Output Low Drive (Sink) Current	I_{OL}	0.4	0, 5	5	2	4	—	1.2	2.4	—	mA
Output High Drive (Source) Current	I_{OH}	4.6	0, 5	5	-0.55	-1.1	—	-0.55	-1.1	—	mA
Output Voltage Low-Level	$V_{OL}\ddagger$	—	0, 10	10	—	0	0.1	—	0	0.1	V
Output Voltage High Level	$V_{OH}\ddagger$	—	0, 5	5	4.9	5	—	4.9	5	—	V
Input Low Voltage	V_{IL}	0.5, 4.5	—	5	—	—	0.8	—	—	0.8	V
Input High Voltage	V_{IH}	0.5, 4.5	—	5	$V_{DD}-2$	—	—	$V_{DD}-2$	—	—	V
Input Leakage Current	I_{IN}	Any Input	0, 5	5	—	$\pm 10^{-4}$	± 1	—	—	± 1	μA
3-State Output Leakage Current	I_{OUT}	0, 5	0, 5	5	—	$\pm 10^{-4}$	± 1	—	$\pm 10^{-4}$	± 1	μA
Operating Current	$I_{DD1}\ddagger$	—	0, 5	5	—	1.5	—	—	1.5	—	mA
Input Capacitance	C_{IN}	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance	C_{OUT}	—	—	—	—	10	15	—	10	15	pF

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} . $\ddagger I_{OL} = I_{OH} = 1 \mu\text{A}$.

#Operating current is measured at 200 kHz or $V_{DD} = 5$ V and 400 kHz for $V_{DD} = 10$ V, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).

5
8-BIT BUS PERIPHERALS

DESCRIPTION OF OPERATION

Initialization and Controls

A positive pulse on the MASTER RESET (MR) input resets the control, status, and receiver buffer registers, and sets the serial output (TRO) High. Timing is generated from the clock inputs RRC and TRC at a frequency equal to 16 times the serial data bit rate. The RRC and TRC inputs may be driven by a common clock, or may be driven independently by two different clocks. The CONTROL REGISTER LOAD (CRL) input is strobed to load control bits for PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECTS (SBS), and CHARACTER LENGTH SELECTS (CLS1 and CLS2). These inputs may be hand wired to V_{SS} or V_{DD} with CRL to V_{DD}. When the initialization is completed, the UART is ready for receiver and/or transmitter operations.

Transmitter Operation

The transmitter section accepts parallel data, formats it, and transmits it in serial form (Fig. 2) on the TRO terminal.




Fig. 2 - Serial data format.

Transmitter timing is shown in Fig. 3. (A) Data is loaded into the transmitter buffer register from the inputs TBR1 through TBR8 by a logic low on the TBRL input. Valid data must be present at least t_{DT} prior to, and t_{TD} following, the rising edge of TBRL. If words less than 8 bits are used, only the least significant bits are used. The character is right justified into the least significant bit, TBR1. (B) The rising edge of TBRL clears TBRE. $\frac{1}{2}$ to $1\frac{1}{2}$ cycles later, depending on when the TBRL pulse occurs with respect to TRC, data is transferred to the transmitter register and TRE is cleared. TBRE is set to a logic High one cycle after that.

Output data is clocked by TRC. The clock rate is 16 times the data rate. (C) A second pulse on TBRL loads data into the transmitter buffer register. Data transfer to the transmitter register is delayed until transmission of the current character is complete. (D) Data is automatically transferred to the transmitter register and transmission of that character begins.




Fig. 3 - Transmitter timing waveforms.

Receiver Operation

Data is received in serial form at the RRI input. When no data is being received, RRI input must remain high. The data is clocked through the RRC. The clock rate is 16 times the data rate. Receiver timing is shown in Fig. 4.




Fig. 4 - Receiver timing waveforms.

(A) A low level on \overline{DRR} clears the DR line. (B) During the first stop bit data is transferred from the receiver register to the RBRegister. If the word is less than 8 bits, the unused most significant bits will be a logic low. The output character is right justified to the least significant bit RBR1. A logic high on OE indicates overruns. An overrun occurs when DR has not been cleared before the present character was transferred to the RB. (C) $1\frac{1}{2}$ clock cycle later DR is set to a logic high and FE is evaluated. A logic high on FE indicates an invalid stop bit was received. A logic high on PE indicates a parity error.

Start Bit Detection

The receiver uses a 16X clock for timing (Fig. 5). The start bit could have occurred as much as one clock cycle before it was detected, as indicated by the shaded portion. The center of the start bit is defined as clock count 7 $\frac{1}{2}$. If the receiver clock is a symmetrical square wave, the center of the start bit will be located within $\pm 1\frac{1}{2}$ clock cycle, $\pm 1\frac{1}{32}$ bit or $\pm 3.125\%$. The receiver begins searching for the next start bit at 9 clocks into the first stop bit.




Fig. 5 - Start bit timing waveforms.

CDP6402, CDP6402C

Table I - Control Word Function

CONTROL WORD					DATA BITS	PARITY BIT	STOP BIT(S)
CLS2	CLS1	PI	EPE	SBS			
L	L	L	L	L	5	ODD	1
L	L	L	L	H	5	ODD	1.5
L	L	L	H	L	5	EVEN	1
L	L	L	H	H	5	EVEN	1.5
L	L	H	X	L	5	DISABLED	1
L	L	H	X	H	5	DISABLED	1.5
L	H	L	L	L	6	ODD	1
L	H	L	L	H	6	ODD	2
L	H	L	H	L	6	EVEN	1
L	H	L	H	H	6	EVEN	2
L	H	H	X	L	6	DISABLED	1
L	H	H	X	H	6	DISABLED	2
H	L	L	L	L	7	ODD	1
H	L	L	L	H	7	ODD	2
H	L	L	H	L	7	EVEN	1
H	L	L	H	H	7	EVEN	2
H	L	H	X	L	7	DISABLED	1
H	L	H	X	H	7	DISABLED	2
H	H	L	L	L	8	ODD	1
H	H	L	L	H	8	ODD	2
H	H	L	H	L	8	EVEN	1
H	H	L	H	H	8	EVEN	2
H	H	H	X	L	8	DISABLED	1
H	H	H	X	H	8	DISABLED	2

X = Don't Care

Table II - Function Pin Definition

PIN	SYMBOL	DESCRIPTION	PIN	SYMBOL	DESCRIPTION
1	VDD	Positive Power Supply	15	OE	A high level on OVERRUN ERROR indicates the data received flag was not cleared before the last character was transferred to the receiver buffer register. The Error is reset at the next character's stop bit if DRR has been performed (i.e., DRR; active low).
2	N/C	No Connection	16	SFD	A high level on STATUS FLAGS DISABLE forces the outputs PE, FE, OE, DR, TBRE to a high impedance state.
3	GND	Ground (VSS)	17	RRC	The RECEIVER REGISTER CLOCK is 16X the receiver data rate.
4	RRD	A high level on RECEIVER REGISTER DISABLE forces the receiver holding register outputs RBR1-RBR8 to a high impedance state.	18	DRR	A low level on DATA RECEIVED RESET clears the data received output (DR), to a low level.
5	RBR8	The contents of the RECEIVER BUFFER REGISTER appear on these three-state outputs. Word formats less than 8 characters are right justified to RBR1.	19	DR	A high level on DATA RECEIVED indicates a character has been received and transferred to the receiver buffer register.
6	RBR7	} See Pin 5 - RBR8	20	RRI	Serial data on RECEIVER REGISTER INPUT is clocked into the receiver register.
7	RBR6		21	MR	A high level on MASTER RESET (MR) clears PE, FE, OE and DR, and sets TRE, TBRE, and TRO. TRE is actually set on the first rising edge of TRC after MR goes high. MR should be strobed after power-up.
8	RBR5		22	TBRE	A high level on TRANSMITTER BUFFER REGISTER EMPTY indicates the transmitter buffer register has transferred its data to the transmitter register and is ready for new data.
9	RBR4				
10	RBR3				
11	RBR2				
12	RBR1				
13	PE	A high level on PARITY ERROR indicates that the received parity does not match parity programmed by control bits. The output is active until parity matches on a succeeding character. When parity is inhibited, this output is low.			
14	FE	A high level on FRAMING ERROR indicates the first stop bit was invalid. FE will stay active until the next valid character's stop bit is received.			

5

8-BIT BUS PERIPHERALS

CDP6402, CDP6402C

Table II - Function Pin Definition (Cont'd)

PIN	SYMBOL	DESCRIPTION
23	TBR \bar{L}	A low level on TRANSMITTER BUFFER REGISTER LOAD transfers data from inputs TBR1-TBR8 into the transmitter buffer register. A low to high transition on TBR \bar{L} requests data transfer to the transmitter register. If the transmitter register is busy, transfer is automatically delayed so that the two characters are transmitted end to end.
24	TRE	A high level on TRANSMITTER REGISTER EMPTY indicates completed transmission of a character including stop bits.
25	TRO	Character data, start data and stop bits appear serially at the TRANSMITTER REGISTER OUTPUT.
26	TBR1	Character data is loaded into the TRANSMITTER BUFFER REGISTER via inputs TBR1-TBR8. For character formats less than 8-bits, the TBR8, 7, and 6 Inputs are ignored corresponding to the programmed word length.
27	TBR2	} See Pin 26 - TBR1
28	TBR3	
29	TBR4	
30	TBR5	
31	TBR6	
32	TBR7	
33	TBR8	

PIN	SYMBOL	DESCRIPTION
34	CRL	A high level on CONTROL REGISTER LOAD loads the control register.
35	PI*	A high level on PARITY INHIBIT inhibits parity generation, parity checking and forces PE output low.
36	SBS*	A high level on STOP BIT SELECT selects 1.5 stop bits for a 5 character format and 2 stop bits for other lengths.
37	CLS2*	These inputs program the CHARACTER LENGTH SELECTED. (CLS1 low CLS2 low 5-bits) (CLS1 high CLS2 low 6-bits) (CLS1 low CLS2 high 7-bits) (CLS1 high CLS2 high 8-bits).
38	CLS1*	See Pin 37 - CLS2
39	EPE*	When PI is low, a high level on EVEN PARITY ENABLE generates and checks even parity. A low level selects odd parity.
40	TRC	The TRANSMITTER REGISTER CLOCK is 16X the transmit data rate.

*See Table I (Control Word Function)

Specifications CDP6402, CDP6402C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns,
 $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF

CHARACTERISTIC †	V _{DD} (V)	LIMITS				UNITS
		CDP6402		CDP6402C		
		Typ.*	Max.Δ	Typ.*	Max.Δ	

System Timing (See Fig. 6)

Minimum Pulse Width: CRL	t _{CRL}	5 10	50 40	150 100	50 —	150 —	ns
Minimum Setup Time Control Word to CRL	t _{CWC}	5 10	20 0	50 40	20 —	50 —	
Minimum Hold Time Control Word after CRL	t _{CCW}	5 10	40 20	60 30	40 —	60 —	
Propagation Delay Time SFD High to SOD	t _{SFDH}	5 10	130 100	200 150	130 —	200 —	
SFD Low to SOD	t _{SFDL}	5 10	130 40	200 60	130 —	200 —	
RRD High to Receiver Register High Impedance	t _{RRDH}	5 10	80 40	150 70	80 —	150 —	
RRD Low to Receiver Register Active	t _{RRDL}	5 10	80 40	150 70	80 —	150 —	
Minimum Pulse Width: MR		5 10	200 100	400 200	200 —	400 —	

*Typical values for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

ΔMaximum limits of minimum characteristics are the values above which all devices function.

†All measurements are made at the 50% point of the transition except tri-state measurements.




Fig. 6 - System timing waveforms.

Specifications CDP6402, CDP6402C

**DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns,
 $V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF**

CHARACTERISTIC †	V_{DD} (V)	LIMITS				UNITS
		CDP6402		CDP6402C		
		Typ.*	Max.Δ	Typ.*	Max.Δ	
Transmitter Timing (See Fig. 7)						
Minimum Clock Period (TRC)	t_{CC}	5 10	250 125	310 155	250 —	310 —
Minimum Pulse Width: Clock Low Level	t_{CL}	5 10	100 75	125 100	100 —	125 —
Clock High Level	t_{CH}	5 10	100 75	125 100	100 —	125 —
$\overline{\text{TBRL}}$	t_{THTH}	5 10	80 40	200 100	80 —	200 —
Minimum Setup Time: $\overline{\text{TBRL}}$ to Clock	t_{THC}	5 10	175 90	275 150	175 —	275 —
Data to $\overline{\text{TBRL}}$ ✕	t_{DT}	5 10	20 0	50 40	20 —	50 —
Minimum Hold Time: Data after $\overline{\text{TBRL}}$ ✕	t_{TD}	5 10	40 20	60 30	40 —	60 —
Propagation Delay Time: Clock to Data Start Bit	t_{CD}	5 10	300 150	450 225	300 —	450 —
Clock to $\overline{\text{TBRE}}$	t_{CT}	5 10	330 100	400 150	330 —	400 —
$\overline{\text{TBRL}}$ to $\overline{\text{TBRE}}$	t_{TTHR}	5 10	200 100	300 150	200 —	300 —
Clock to $\overline{\text{TRE}}$	t_{TTS}	5 10	330 100	400 150	330 —	400 —

*Typical values for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

ΔMaximum limits of minimum characteristics are the values above which all devices function.

†All measurements are made at the 50% point of the transition except tri-state measurements.




Fig. 7 - Transmitter timing waveforms.

Specifications CDP6402, CDP6402C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} \pm 5\%$, $t_r, t_f = 20$ ns,


$V_{IH} = 0.7 V_{DD}$, $V_{IL} = 0.3 V_{DD}$, $C_L = 100$ pF

CHARACTERISTIC †	V_{DD} (V)	LIMITS				UNITS	
		CDP6402		CDP6402C			
		Typ.*	Max.Δ	Typ.*	Max.Δ		
Receiver Timing (See Fig. 8)							
Minimum Clock Period (RRC)	t_{CC}	5	250	310	250	310	ns
Minimum Pulse Width:							
Clock Low Level	t_{CL}	5	100	125	100	125	
Clock High Level	t_{CH}	5	100	125	100	125	
DATA RECEIVED RESET	t_{DD}	5	50	75	50	75	
Minimum Setup Time:							
Data Start Bit to Clock	t_{DC}	5	100	150	100	150	
Propagation Delay Time:							
DATA RECEIVED RESET to Data Received	t_{DDA}	5	150	250	150	250	
Clock to Data Valid	t_{CDV}	5	275	400	275	400	
Clock to DR	t_{CDA}	5	275	400	275	400	
Clock to Overrun Error	t_{COE}	5	275	400	275	400	
Clock to Parity Error	t_{CPE}	5	240	375	240	375	
Clock to Framing Error	t_{CFE}	5	200	300	200	300	

*Typical values for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

ΔMaximum limits of minimum characteristics are the values above which all devices function.

†All measurements are made at the 50% point of the transition except tri-state measurements.



* IF A START BIT OCCURS AT A TIME LESS THAN t_{DC} BEFORE A HIGH-TO-LOW TRANSITION OF THE CLOCK, THE START BIT MAY NOT BE RECOGNIZED UNTIL THE NEXT HIGH-TO-LOW TRANSITION OF THE CLOCK. THE START BIT MAY BE COMPLETELY ASYNCHRONOUS WITH THE CLOCK.

** IF A PENDING DA HAS NOT BEEN CLEARED BY A READ OF THE RECEIVER HOLDING REGISTER BY THE TIME A NEW WORD IS LOADED INTO THE RECEIVER HOLDING REGISTER, THE OE SIGNAL WILL COME TRUE.

Fig. 8 - Receiver timing waveforms.


January 1991

Features

- Compatible With 8-Bit Microprocessors
- Full Duplex Operation With Buffered Receiver and Transmitter
- Data Set/Modem Control Functions
- Internal Baud Rate Generator With 15 Programmable Baud Rates (50 to 19,200)
- Program Selectable Internally or Externally Controlled Receiver Rate
- Operates at Baud Rates Up To 250,000 Via Proper Crystal or Clock Selection
- Programmable Word Lengths, Number of Stop Bits and Parity Bit Generation and Detection
- Programmable Interrupt Control
- Program Reset
- Program Selectable Serial Echo Mode
- Two Chip Selects
- 4MHz, 2MHz or 1MHz Operation (CDP65C51 and CDP65C51A-4, -2, -1 Types, Respectively)
- Single 3V to 6V Power Supply
- Full TTL Compatibility
- Synchronous CTS Operation

Pinout

PACKAGE TYPES D, E AND M
TOP VIEW



Description

The CDP65C51 and CDP65C51A Asynchronous Communications Interface Adapters (ACIA) provide an easily implemented, program controlled interface between 8-bit microprocessor based systems and serial communication data sets and modems. The CDP65C51A is identical to the CDP65C51 except for the implementation of the CTS function. If a not-clear-to-send signal is received during the transmission of a character, the CDP65C51A will first allow completion of that transmission, and then disable the transmitter.

The CDP65C51 and CDP65C51A have an internal baud rate generator. This feature eliminates the need for multiple component support circuits, a crystal being the only other part required. The Transmitter baud rate can be selected under program control to be either 1 of 15 different rates from 50 to 19,200 baud, or 1/16 times an external clock rate. The receiver baud rate may be selected under program control to be either the transmitter rate, or at 1/16 times an external clock rate. The CDP65C51 and CDP65C51A have programmable word lengths of 5, 6, 7 or 8 bits; even, odd or no parity; 1, 1½ or 2 stop bits.

The CDP65C51 and CDP65C51A are designed for maximum programmed control from the CPU, to simplify hardware implementation. Three separate registers permit

the CPU to easily select the CDP65C51A operating modes and data-checking parameters and determine operational status.

The **Command Register** controls parity, receiver echo mode, transmitter interrupt control, the state of the RTS line, receiver interrupt control, and the state of the DTR line.

The **Control Register** controls the number of stop bits, word length, receiver clock source and baud rate.

The **Status Register** indicates the states of the IRQ, DSR and DCD lines, transmitter and receiver data registers, and overrun, framing and parity error conditions.

The transmitter and receiver data registers are used for temporary data storage by the CDP65C51A transmit and receive circuits.

The CDP65C51 and CDP65C51A-1, -2 and -4 types are capable of interfacing with microprocessors with cycle times of 1MHz, 2MHz and 4MHz, respectively.

The CDP65C51 and CDP65C51A are supplied in 28 lead hermetic dual-in-line sidebraced ceramic packages (D suffix), in 28 lead dual-in-line plastic packages (E suffix) and in 28 lead dual-in-line small outline (SO) packages (M) suffix.

CDP65C51, CDP65C51A

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})	-0.5 to +7 V
(Voltage referenced to V_{SS} terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to $V_{DD} + 0.5$ V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -40$ to $+85^\circ\text{C}$ (PACKAGE TYPE M)*	425 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE D	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E and M	-40 to $+85^\circ\text{C}$
STORAGE-TEMPERATURE RANGE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s maximum	$+265^\circ\text{C}$

* Printed-circuit board mount: 57 mm x 57 mm minimum area x 1.6 mm thick G10 epoxy glass, or equivalent.

RECOMMENDED OPERATING CONDITIONS at $T_A = -40^\circ$ to $+85^\circ\text{C}$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	3	6	V
Input Voltage Range	V_{SS}	V_{DD}	

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40^\circ$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 5\%$

CHARACTERISTIC		LIMITS			UNITS
		Min.	Typ.	Max.	
Quiescent Device Current	I_{DD}	—	50	200	μA
Output Low Current (Sinking): $V_{OL} = 0.4$ V (D0-D7, TxD, RxC, $\overline{\text{RTS}}$, $\overline{\text{DTR}}$, IRQ)	I_{OL}	1.6	—	—	mA
Output High Current (Sourcing): $V_{OH} = 4.6$ V (D0-D7, TxD, RxC, $\overline{\text{RTS}}$, $\overline{\text{DTR}}$)	I_{OH}	-1.6	—	—	mA
Output Low Voltage: $I_{LOAD} = 1.6$ mA (D0-D7, TxD, RxC, $\overline{\text{RTS}}$, $\overline{\text{DTR}}$, IRQ)	V_{OL}	—	—	0.4	V
Output High Voltage: $I_{LOAD} = -1.6$ mA (D0-D7, TxD, RxC, $\overline{\text{RTS}}$, $\overline{\text{DTR}}$)	V_{OH}	4.6	—	—	V
Input Low Voltage	V_{IL}	V_{SS}	—	0.8	V
Input High Voltage (Except XTLI and XTLO)	V_{IH}	2	—	V_{DD}	V
(XTLI and XTLO)		3	—	V_{DD}	
Input Leakage Current: $V_{IN} = 0$ to 5 V ($\phi 2$, R/W, $\overline{\text{RES}}$, CS0, $\overline{\text{CS1}}$, RS0, RS1, $\overline{\text{CTS}}$, RxD, $\overline{\text{DCD}}$, $\overline{\text{DSR}}$)	I_{IN}	—	—	± 1	μA
Input Leakage Current for High Impedance State (D0-D7)	I_{TSI}	—	—	± 1.2	μA
Output Leakage Current (off state): $V_{OUT} = 5$ V (IRQ)	I_{OFF}	—	—	2	μA
Input Capacitance (except XTLI and XTLO)	C_{IN}	—	—	10	pF
Output Capacitance	C_{OUT}	—	—	10	pF

CDP65C51, CDP65C51A

CDP65C51/51A INTERFACE REQUIREMENTS

This is a description of the interface requirements for the CDP65C51 and CDP65C51A. Fig. 1 is the Interface Diagram and the Terminal Diagram shows the pinout configuration for the CDP65C51A.




Fig. 1 - CDP65C51/51A interface diagram

MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

RES (Reset) (4)

During system initialization a low on the \overline{RES} input will cause a hardware reset to occur. The Command Register and the Control Register will be cleared. The Status Register will be cleared with the exception of the indications of Data Set Ready and Data Carrier Detect, which are externally controlled by the \overline{DSR} and \overline{DCD} lines, and the transmitter Empty bit, which will be set. A hardware reset is required after power-up.

$\phi 2$ (Input Clock) (27)

The input clock is the system $\phi 2$ clock and is used to clock all data transfers between the system microprocessor and the CDP65C51/51A.

R/W (Read/Write) (28)

The R/W input, generated by the microprocessor, is used to control the direction of data transfers. A high on the R/W pin allows the processor to read the data supplied by the CDP65C51/51A, a low allows a write to the CDP65C51/51A.

\overline{IRQ} (Interrupt Request) (26)

The \overline{IRQ} pin is an interrupt output from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common \overline{IRQ} microprocessor input. Normally at high level, \overline{IRQ} goes low when an interrupt occurs.

D0-D7 (Data Bus) (18-25)

The D0-D7 pins are the eight data lines used to transfer data between the processor and the CDP65C51/51A. These lines are bidirectional and are normally high impedance except during Read cycles when the CDP65C51/51A are selected.

CS0, CS1 (Chip Selects) (2, 3)

The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The CDP65C51/51A are selected when CS0 is high and CS1 is low.

RS0, RS1 (Register Selects) (13, 14)

The two register select lines are normally connected to the processor address lines to allow the processor to select the various CDP65C51/51A internal registers. The following table shows the internal register select coding.

TABLE I

RS1	RS0	Write	Read
0	0	Transmit Data Register	Receiver Data Register
0	1	Programmed Reset (Data is "Don't Care")	Status Register
1	0	Command Register	
1	1	Control Register	

Only the Command and Control registers are read/write. The Programmed Reset operation does not cause any data transfer, but is used to clear bits 4 through 0 in the Command Register and bit 2 in the Status Register. The Control Register is unchanged by a Programmed Reset. It should be noted that the Programmed Reset is slightly different from the Hardware Reset (RES); these differences are shown in Figs. 3, 4 and 5.

ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

XTLI, XTLO (Crystal Pins) (6, 7)

These pins are normally directly connected to the external crystal (1.8432 MHz) used to derive the various baud rates (see "Generation of Non-Standard Baud Rates"). Alternatively, an externally generated clock may be used to drive the XTLI pin, in which case the XTLO pin must float. XTLI is the input pin for the transmit clock.

TxD (Transmit Data) (10)

The TxD output line is used to transfer serial NRZ (nonreturn-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected or under control of an external clock. This selection is made by programming the Control Register.

RxD (Receive Data) (12)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or under the control of an externally generated receiver clock. The selection is made by programming the Control Register.

CDP65C51, CDP65C51A

CDP65C51/51A INTERFACE REQUIREMENTS (Cont'd)

RxC (Receive Clock) (5)

The RxC is a bidirectional pin which serves as either the receiver 16X clock input or the receiver 16X clock output. The latter mode results if the internal baud-rate generator is selected for receiver data clocking.

RTS (Request to Send) (8)

The RTS output pin is used to control the modem from the processor. The state of the RTS pin is determined by the contents of the Command Register.

CTS (Clear to Send) (9)

The CTS input pin is used to control the transmitter operation. The enable state is with CTS low. The transmitter is automatically disabled if CTS is high.

DTR (Data Terminal Ready) (11)

This output pin is used to indicate the status of the CDP65C51/51A to the modem. A low on DTR indicates the CDP65C51/51A is enabled, a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

DSR (Data Set Ready) (17)

The DSR Input pin is used to indicate to the CDP65C51/51A the status of the modem. A low indicates the "ready" state and a high, "not ready".

DCD (Data Carrier Detect) (16)

The DCD input pin is used to indicate to the CDP65C51/51A the status of the carrier detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not.

CDP65C51 AND CDP65C51A INTERNAL ORGANIZATION

This is a functional description of the CDP65C51/51A. A block diagram of the CDP65C51/51A is presented in Fig. 2.

DATA BUS BUFFERS

The Data Bus Buffer interfaces the system data lines to the internal data bus. The Data Bus Buffer is bi-directional. When the R/W line is high an the chip is selected, the Data Bus Buffer passes the Data to the system data lines from the CDP65C51/51A internal data bus. When the R/W line is low and the chip is selected, the Data Bus Buffer writes the data from the system data bus to the internal data bus.

INTERRUPT LOGIC

The Interrupt Logic will cause the $\overline{\text{IRQ}}$ line to the microprocessor to go low when conditions are met that

can cause an interrupt will set bit 7 and the appropriate bit of bits 3 through 6 in the Status Register if enabled. Bits 5 and 6 correspond to the Data Carrier Detect (DCD) logic and the Data Set Ready (DSR) logic. Bits 3 and 4 correspond to the Receiver Data Register full and the Transmitter Data Register empty conditions. These conditions can cause an interrupt request if enabled by the Command Register.

I/O CONTROL

The I/O Control Logic controls the selection of internal registers in preparation for a data transfer on the internal data bus and the direction of the transfer to or from the register.

The registers are selected by the Register Select and Chip Select and Read/Write lines as described in Table I, previously.




Fig. 2 - Internal organization.

92CM-36890R1

5
8-BIT BUS PERIPHERALS

CDP65C51, CDP65C51A

CDP65C51/51A INTERNAL ORGANIZATION (Cont'd)

TIMING AND CONTROL

The Timing and Control logic controls the timing of data transfers on the internal data bus and the registers, the Data Bus Buffer, and the microprocessor data bus, and the hardware reset features.

Timing is controlled by the system $\phi 2$ clock input. The chip will perform data transfers to or from the microcomputer data bus during the $\phi 2$ high period when selected.

All registers will be initialized by the Timing and Control Logic when the Reset (\overline{RES}) line goes low. See the individual register description for the state of the registers following a hardware reset.

TRANSMITTER AND RECEIVER DATA REGISTERS



These registers are used a temporary data storage for the CDP65C51/51A Transmitter and Receiver circuits. Both the Transmitter and Receiver are selected by a Register Select 0 (RS0) and Register Select 1 (RS1) low condition. The Read/Write line determines which actually uses the internal data bus; the Transmitter Data Register is write only and the Receiver Data Register is read only.

Bit 0 is the first bit to be transmitted from the Transmitter Data Register (least significant bit first). The higher order bits follow in order. Unused bits in this register are "don't care".

The Receiver Data Register holds the first received data bit in bit 0 (least significant bit first). Unused high-order bits are "0". Parity bits are not contained in the Receiver Data Register. They are stripped off after being used for parity checking.

STATUS REGISTER

Fig. 3 indicates the format of the CDP65C51/51A Status Register. A description of each status bit follows.



92CM-36753R1

Fig. 3 - Status register format.

Receiver Data Register Full (Bit 3)

This bit goes to a "1" when the CDP65C51/51A transfers data from the Receiver Shift Register to the Receiver Data Register, and goes to a "0" when the processor reads the Receiver Data Register.

Transmitter Data Register Empty (Bit 4)

This bit goes to a "1" when the CDP65C51/51A transfers data from the Transmitter Data Register to the Transmitter Shift Register, and goes to a "0" when the processor writes new data onto the Transmitter Data Register.

Data Carrier Detect (Bit 5) and Data Set Ready (Bit 6)

These bits reflect the levels of the \overline{DCD} and \overline{DSR} inputs to the CDP65C51/51A. A "0" indicates a high (false). Whenever either of these inputs changes state, in immediate processor interrupt occurs, unless the CDP65C51/51A is disabled (bit 0 of the Command Register is a "0"). When the interrupt occurs, the status bits will indicate the levels of the inputs immediately after the change of state occurred. Subsequent level changes will not affect the status bits until the Status Register is interrogated by the processor. At that time, another interrupt will immediately occur and the status bits will reflect the new input levels.

Framing Error (Bit 1), Overrun (Bit 2), and Parity Error (Bit 0)

None of these bits causes a processor interrupt to occur, but they are normally checked at the time the Receiver Data Register is read so that the validity of the data can be verified.

Interrupt (Bit 7)

This bit goes to a "0" when the Status Register has been read by the processor, and goes to a "1" whenever any kind of interrupt occurs.

CONTROL REGISTER

The Control Register selects the desired transmitter baud rate, receiver clock source, word length, and the number of stop bits.

Selected Baud Rate (Bits 0, 1, 2, 3)

These bits, set by the processor, select the Transmitter baud rate, which can be at 1/16 an external clock rate or one of 15 other rates controlled by the internal baud-rate generator as shown in Fig. 4.

Receiver Clock Source (Bit 4)

This bit controls the clock source to the Receiver. A "0" causes the Receiver to operate at a baud rate of 1/16 an external clock. A "1" causes the Receiver to operate at the same baud rate as is selected for the transmitter as shown in Fig. 4.

Word Length (Bits 5, 6)


These bits determine the word length to be used (5, 6, 7 or 8 bits). Fig. 4 shows the configuration for each number of bits desired.

Stop Bit Number (Bit 7)

This bit determines the number of stop bits used. A "0" always indicates one stop bit. A "1" indicates 1½ stop bits if the word length is 5 with no parity selected, 1 stop bit if the word length is 8 with parity selected, and 2 stop bits in all other configurations.

CDP65C51, CDP65C51A

CDP65C51/51A INTERNAL ORGANIZATION (Cont'd)




92CM-36781

Fig. 4 - CDP65C51/51A control register.

COMMAND REGISTER

The Command Register controls specific modes and functions (Fig. 5).



*BITS 2 AND 3 MUST BE ZERO FOR RECEIVER ECHO MODE. RTS WILL BE LOW.

Fig. 5 - CDP65C51/51A command register

92CM-36790R1

Data Terminal Ready (Bit 0)

This bit enables all selected interrupts and controls the state of the Data Terminal Ready (DTR) line. A "0" indicates the microcomputer system is not ready by setting the DTR line high. A "1" indicates the microcomputer system is ready by setting the DTR line low. When the DTR bit is set to a "0", the receiver and transmitter are both disabled.

Receiver Interrupt Control (Bit 1)

This bit disables the Receiver from generating an interrupt when set to a "1". The Receiver interrupt is enabled when this bit is set to a "0" and Bit 0 is set to a "1".

Transmitter Interrupt Control (Bits 2, 3)

These bits control the state of the Ready to Send (RTS) line and the Transmitter interrupt. Fig. 5 shows the various configurations of the RTS line and Transmit Interrupt bit settings.

Receiver Echo Mode (Bit 4)

This bit enables the Receiver Echo Mode. Bits 2 and 3 must be zero. In the Receiver Echo Mode, the Transmitter returns each transmission received by the Receiver delayed by 1/2 bit time. A "1" enables the Receiver Echo Mode. A "0" bit disables the mode.

Parity Mode Enable (Bit 5)

This bit enables parity bit generation and checking. A "0" disables parity bit generation by the Transmitter and parity bit checking by the Receiver. A "1" bit enables generation and checking of parity bits.

Parity Mode Control (Bits 6, 7)

These bits determine the type of parity generated by the Transmitter, (even, odd, mark or space) and the type of parity check done by the Receiver (even, odd, or no check). Fig. 5 shows the possible bit configurations for the Parity Mode Control bits.

5
8-BIT BUS PERIPHERALS

CDP65C51, CDP65C51A

CDP65C51/51A INTERNAL ORGANIZATION (Cont'd)

TRANSMITTER AND RECEIVER

Bits 0-3 of the Control Register select the divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the transmitter, then RxC becomes an output and can be used to slave other circuits to the CDP65C51/51A. Fig. 6 shows the Transmitter and Receiver layout.




Fig. 6 - Transmitter receiver clock circuits.

CDP65C51/51A OPERATION

TRANSMITTER AND RECEIVER OPERATION

Continuous Data Transmit (Fig. 7)

In the normal operating mode, the processor interrupt ($\overline{\text{IRQ}}$) is used to signal when the CDP65C51/51A is ready to accept the next data word to be transmitted. This interrupt occurs at the beginning of the Start Bit. When the processor reads the Status Register of the CDP65C51/51A, the interrupt is cleared. The

processor must then identify that the Transmit Data Register is ready to be loaded and must then load it with the next data word. This must occur before the end of the Stop Bit, otherwise a continuous "Mark" will be transmitted.




Fig. 7 - Continuous data transmit.

Similar to the above case, the normal mode is to generate a processor interrupt when the CDP65C51/51A has received a full data word. This occurs at about the 8/16 point through the

Stop Bit. The processor must read the Status Register and read the data word before the next interrupt, otherwise the Overrun condition occurs.




Fig. 8 - Continuous data receive.

CDP65C51, CDP65C51A

CDP65C51/51A OPERATION (Cont'd)

Transmit Data Register Not Loaded By Processor (Fig. 9)

If the processor is unable to load the Transmit Data Register in the allocated time, then the TxD line will go to the "MARK" condition until the data is loaded. When the

processor finally loads new data, a Start Bit immediately occurs, the data word transmission is started, and another interrupt is initiated, signaling for the next data word.




Fig. 9 - Transmit data register not loaded by processor.

Effect of $\overline{\text{CTS}}$ on CDP65C51 Transmitter (Fig. 10)

$\overline{\text{CTS}}$ is the Clear-to-Send signal generated by the modem. It is normally low (true state) but may go high in the event of some modem problems. When this occurs, the TxD line immediately goes to the "Mark" condition. Interrupts continue at the same rate, but the Status Register does not

indicate the Transient Data Register is empty. Since there is no status bit for $\overline{\text{CTS}}$, the processor must deduce that $\overline{\text{CTS}}$ has gone to the False (high) state. This is covered later. $\overline{\text{CTS}}$ is a transmit control line only, and has no effect on the CDP65C51 Receiver Operation.




Fig. 10 - Effect of $\overline{\text{CTS}}$ on CDP65C51 transmitter

5
8-BIT BUS PERIPHERALS

CDP65C51, CDP65C51A

CDP65C51/51A OPERATION (Cont'd)

TRANSMITTER AND RECEIVER OPERATION (Cont'd)

Effect of $\overline{\text{CTS}}$ on CDP65C51A Transmitter (Fig. 10A)

$\overline{\text{CTS}}$ is the Clear-to-Send signal generated by the modem. It is normally low (true state) but may go high in the event of some modem problems. When this occurs, the Tx D line goes to the "MARK" condition following the complete transmission of any character which is currently being

shifted out of the Transmitter Shift Register. Since there is no status bit for $\overline{\text{CTS}}$, the processor must deduce that $\overline{\text{CTS}}$ has gone to the False (high) state. This is covered later. $\overline{\text{CTS}}$ is a transmit control line only, and has no effect on the CDP65C51A Receiver Operation. Normal transmission will resume when $\overline{\text{CTS}}$ goes low again.




Fig. 10A - Effect of $\overline{\text{CTS}}$ on CDP65C51A transmitter

92CM-42327

Effect of Overrun on Receiver (Fig. 11)

If the processor does not read the Receiver Data Register in the allocated time, then, when the following interrupt occurs, the new data word is not transferred to the Receiver

Data Register, but the Overrun status bit is set. Thus, the Data Register will contain the last valid data word received and all following data is lost.




Fig. 11 - Effect of overrun on receiver.

92CM-36796R1

CDP65C51, CDP65C51A

CDP65C51/51A OPERATION (Cont'd)

TRANSMITTER AND RECEIVER OPERATION (Cont'd)

Echo Mode Timing (Fig. 12)

In Echo Mode, the Tx D line re-transmits the data on the Rx D line, delayed by 1/2 of the bit time.




Fig. 12 - Echo mode timing.

Effect of CTS on Echo Mode Operation (Fig. 13)

See "Effect of CTS on Transmitter" for the effect of CTS on the Transmitter. Receiver operation is unaffected by CTS, so, in Echo Mode, the Transmitter is affected in the same way as "Effect of CTS on Transmitter". In this case however,

the processor interrupts signify that the Receiver Data Register is full, so the processor has no way of knowing that the Transmitter has ceased to echo.




Fig. 13 - Effect of CTS on echo mode.

5
8-BIT BUS PERIPHERALS

CDP65C51, CDP65C51A

CDP65C51/51A OPERATION (Cont'd)

TRANSMITTER AND RECEIVER OPERATION (Cont'd)

Overrun in Echo Mode (Fig. 14)

If Overrun occurs in Echo Mode, the Receiver is affected the same way as described in "Effect of Overrun on Receiver". For the re-transmitted data, when overrun occurs, the Tx D

line goes to the "MARK" condition until the first Start Bit after the Receiver Data Register is read by the processor.





Fig. 14 - Overrun in echo mode.

Framing Error (Fig. 15)

Framing Error is caused by the absence of Stop Bit(s) on received data. The status bit is set when the processor interrupt occurs. Subsequent data words are tested for

Framing Error separately, so the status bit will always reflect the last data word received.



- NOTES:
1. FRAMING ERROR DOES NOT INHIBIT RECEIVER OPERATION.
 2. IF NEXT DATA WORD IS OK, FRAMING ERROR IS CLEARED.

Fig. 15 - Framing error.

CDP65C51, CDP65C51A


CDP65C51/51A OPERATION (Cont'd)

TRANSMITTER AND RECEIVER OPERATION (Cont'd)

Effect of \overline{DCD} on Receiver (Fig. 16)

\overline{DCD} is a modem output used to indicate the status of the carrier frequency detection circuit of the modem. This line goes high for a loss of carrier. Normally, when this occurs, the modem will stop transmitting data (Rx D on the CDP65C51/51A some time later). The CDP65C51/51A will cause a processor interrupt whenever \overline{DCD} changes state and will indicate this condition via the Status Register.

Once such a change of state occurs, subsequent transitions will not cause interrupts or changes in the Status Register until the first interrupt is serviced. When the Status Register is read by the processor, the CDP65C51/51A automatically checks the level of the \overline{DCD} line, and if it has changed, another interrupt occurs.




92CM-36786

Fig. 16 - Effect of \overline{DCD} on receiver.

Timing with 1½ Stop Bits (Fig. 17)

It is possible to select 1½ Stop Bits, but this occurs only for 5-bit data words with no parity bit. In this case, the

processor interrupt for Receiver Data Register Full occurs halfway through the trailing half-Stop Bit.



92CM-36787

Fig. 17 - Timing with 1-1/2 stop bits.

CDP65C51, CDP65C51A

TRANSMITTER AND RECEIVER OPERATION (Cont'd)

Transmit Continuous "BREAK" (Fig. 18)

The mode is selected via the CDP65C51/51A Command Register and causes the Transmitter to send continuous "BREAK" characters after both the transmitter and transmitter-holding registers have been emptied.

When the Command Register is programmed back to normal transmit mode, a Stop Bit is generated and normal transmission continues.




Fig. 18 - Transmit continuous "BREAK".

Receive Continuous "BREAK" (Fig. 19)

In the event the modem transmits continuous "BREAK" characters, the CDP65C51/51A will terminate receiving.

Reception will resume only after a Stop Bit is encountered by the CDP65C51/51A.




Fig. 19 - Receive continuous "BREAK".

CDP65C51, CDP65C51A

CDP65C51/51A OPERATION (Cont'd)

STATUS REGISTER OPERATION

Because of the special functions of the various status bits, there is a suggested sequence for checking them. When an interrupt occurs, the CDP65C51/51A should be interrogated, as follows:

1. Read Status Register

This operation automatically clears Bit 7 (IRQ). Subsequent transitions on \overline{DSR} and \overline{DCD} will cause another interrupt.

2. Check IRQ Bit

If not set, interrupt source is not the CDP65C51/51A.

3. Check \overline{DCD} and \overline{DSR}

These must be compared to their previous levels, which must have been saved by the processor. If they are both "0" (modem "on-line") and they are unchanged then the remaining bits must be checked.

4. Check RDRF (Bit 3)

Check for Receiver Data Register Full.

5. Check Parity, Overrun, and Framing Error (Bits 0-2)

Only if Receiver Data Register is Full.

6. Check TDRE (Bit 4)

Check for Transmitter Data Register Empty.

7. If none of the above, then \overline{CTS} must have gone to the False (high) state.

PROGRAMMED RESET OPERATION

A program reset occurs when the processor performs a write operation to the CDP65C51/51A with RS0 high and RS1 low. The program reset operates somewhat different from the hardware reset (\overline{RES} pin) and is described as follows:

1. Internal registers are not completely cleared. The data sheet indicates the effect of a program reset on internal registers.

2. The \overline{DTR} line goes high immediately.

3. Receiver and transmitter interrupts are disabled immediately. If \overline{IRQ} is low when the reset occurs, it stays low until serviced, unless interrupt was caused by \overline{DCD} or \overline{DSR} transition.

4. \overline{DCD} and \overline{DSR} interrupts disabled immediately. If \overline{IRQ} is low and was caused by \overline{DCD} or \overline{DSR} , then it goes high, also \overline{DCD} and \overline{DSR} status bits subsequently will follow the input lines, although no interrupt will occur.

5. Overrun cleared, if set.

MISCELLANEOUS NOTES ON OPERATION

1. If Echo Mode is selected, \overline{RTS} goes low.

2. If Bit 0 of Command Register is "0" (disabled), then:
- All interrupts disabled, including those caused by \overline{DCD} and \overline{DSR} transitions.
 - Receiver disabled, but a character currently being received will be completed first.
 - Transmitter is disabled after both the Transmit Data and Transmit Shift Registers have been emptied.
3. Odd parity occurs when the sum of all the "1" bits in the data word (including the parity bit) is odd.
4. In the Receive Mode, the received parity bit does not go into the Receiver Data Register, but is used to generate parity error for the Status Register.
5. Transmitter and Receiver may be in full operation simultaneously. This is "full-duplex" mode.
6. If the RxD line inadvertently goes low and then high during the first 9 receiver clocks after a Stop Bit; a false Start Bit will result.

For false Start Bit detection, the CDP65C51/51A does not begin to receive data, instead, only a true Start Bit initiates receiver operation.

7. A precaution to consider with the crystal oscillator circuit is:
- The XTLI input may be used as an external clock input. The XTLO pin must be floating and may not be used for any other function.
8. \overline{DCD} and \overline{DSR} transitions, although causing immediate processor interrupts, have no effect on transmitter operation. Data will continue to be sent, unless the processor forces transmitter to turn off. Since these are high-impedance inputs, they must not be permitted to float (un-connected). If unused, they must be terminated either to Gnd or V_{DD} .

GENERATION OF NON-STANDARD BAUD RATES

Divisors

The internal counter/divider circuit selects the appropriate divisor for the crystal frequency by means of bits 0-3 of the CDP65C51/51A Control Register.

The divisors, then, are determined by bits 0-3 in the Control Register and their values are shown in Table II.

Generating Other Baud Rates

By using a different crystal, other baud rates may be generated. These can be determined by:

$$\text{Baud Rate} = \frac{\text{Crystal Frequency}}{\text{Divisor}}$$

Furthermore, it is possible to drive the CDP65C51/51A with an off chip oscillator to achieve the same thing. In this case, XTLI (pin 6) must be the clock input and XTLO (pin 7) must be a no connect.

CDP65C51, CDP65C51A

CDP65C51/51A OPERATION (Cont'd)

Table II - Divisor Selection

CONTROL REGISTER BITS	DIVISOR SELECTED FOR THE INTERNAL COUNTER	BAUD RATE GENERATED WITH 1.8432 MHz	BAUD RATE GENERATED WITH FREQUENCY (F)
3 2 1 0			
0 0 0 0	No Divisor Selected	1/16 of External Clock at Pin XTLI	1/16 of External Clock at Pin XTLI
0 0 0 1	36,864	$\frac{1.8432 \times 10^6}{36,864} = 50$	F <u>36,864</u>
0 0 1 0	24,576	$\frac{1.8432 \times 10^6}{24,576} = 75$	F <u>24,576</u>
0 0 1 1	16,768	$\frac{1.8432 \times 10^6}{16,768} = 109.92$	F <u>16,768</u>
0 1 0 0	13,696	$\frac{1.8432 \times 10^6}{13,696} = 134.58$	F <u>13,696</u>
0 1 0 1	12,288	$\frac{1.8432 \times 10^6}{12,288} = 150$	F <u>12,288</u>
0 1 1 0	6,144	$\frac{1.8432 \times 10^6}{6,144} = 300$	F <u>6,144</u>
0 1 1 1	3,072	$\frac{1.8432 \times 10^6}{3,072} = 600$	F <u>3,072</u>
1 0 0 0	1,536	$\frac{1.8432 \times 10^6}{1,536} = 1200$	F <u>1,536</u>
1 0 0 1	1,024	$\frac{1.8432 \times 10^6}{1,024} = 1800$	F <u>1,024</u>
1 0 1 0	768	$\frac{1.8432 \times 10^6}{768} = 2400$	F <u>768</u>
1 0 1 1	512	$\frac{1.8432 \times 10^6}{512} = 3600$	F <u>512</u>
1 1 0 0	384	$\frac{1.8432 \times 10^6}{384} = 4800$	F <u>384</u>
1 1 0 1	256	$\frac{1.8432 \times 10^6}{256} = 7200$	F <u>256</u>
1 1 1 0	192	$\frac{1.8432 \times 10^6}{192} = 9600$	F <u>192</u>
1 1 1 1	96	$\frac{1.8432 \times 10^6}{96} = 19200$	F <u>96</u>

DIAGNOSTIC LOOP-BACK OPERATING MODES

A simplified block diagram for a system incorporating a CDP65C51/51A is shown in Fig. 20.




Fig. 20 - Simplified system diagram.

CDP65C51, CDP65C51A

CDP65C51/51A OPERATION (Cont'd)

DIAGNOSTIC LOOP-BACK OPERATING MODES (Cont'd)

Occasionally it may be desirable to include in the system a facility for "loop-back" diagnostic testing, of which there are two kinds:

1. Local Loop-Back

Loop-back from the point of view of the processor. In this case, the Modem and Data Link must be effectively disconnected and the ACIA transmitter connected back to its own receiver, so that the processor can perform diagnostic checks on the system, excluding the actual data channel.

2. Remote Loop-Back

Loop-back from the point of view of the Data Link and Modem. In this case, the processor, itself, is disconnected and all received data is immediately retransmitted, so the system on the other end of the Data Link may operate independent of the local system.

The CDP65C51/51A does not contain automatic loop back operating modes, but they may be implemented with the addition of a small amount of external circuitry.

Fig. 21 indicates the necessary logic to be used with the CDP65C51/51A.

The LLB line is the positive-true signal to enable local loop-back operation. Essentially, LLB = high does the following:

1. Disables outputs Tx \overline{D} , \overline{DTR} , and \overline{RTS} (to Modem).
2. Disables inputs Rx \overline{D} , \overline{DCD} , \overline{CTS} , \overline{DSR} (from Modem).

3. Connects transmitter outputs to respective receiver inputs:


- a) Tx \overline{D} to Rx \overline{D}
- b) \overline{DTR} to \overline{DCD}
- c) \overline{RTS} to \overline{CTS}

LLB may be tied to a peripheral control pin to provide processor control of local loop-back operation. In this way, the processor can easily perform local loop-back diagnostic testing.

Remote loop-back does not require this circuitry, so LLB must be set low. However, the processor must select the following:

1. Control Register bit 4 must be "1", so that the transmitter clock = receiver clock.
2. Command Register bit 4 must be "1" to select Echo Mode.
3. Command Register bits 3 and 2 must be "1" and "0", respectively, to disable transmitter interrupts.
4. Command Register bit 1 must be "0" to disable receiver interrupts.

In this way, the system retransmits received data without any effect on the local system.



- NOTES: 1. HIGH ON LLB SELECTS LOCAL LOOP-BACK MODE.
2. HIGH ON HC157 SELECT INPUT GATES "B" INPUTS TO "Y" OUTPUTS; LOW GATES "A" TO "Y".

Fig. 21 - Loop-back circuit schematic.

CDP65C51, CDP65C51A

DYNAMIC ELECTRICAL CHARACTERISTICS—READ/WRITE CYCLE

$V_{DD} = 5V \pm 5\%$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $C_L = 75\text{pF}$

CHARACTERISTIC		LIMITS						UNITS
		CDP65C51-1 CDP65C51A-1		CDP65C51-2 CDP65C51A-2		CDP65C51-4 CDP65C51A-4		
		MIN	MAX	MIN	MAX	MIN	MAX	
Cycle Time	t_{CYC}	1	-	0.5	-	0.25	-	μs
$\phi 2$ Pulse Width	t_C	400	-	200	-	100	-	ns
Address Setup Time	t_{AC}	120	-	60	-	30	-	ns
Address Hold Time	t_{CAH}	0	-	0	-	0	-	ns
R/W Setup Time	t_{WC}	120	-	60	-	30	-	ns
R/W Hold Time	t_{CWH}	0	-	0	-	0	-	ns
Data Bus Setup Time	t_{DCW}	120	-	60	-	35	-	ns
Data Bus Hold Time	t_{HW}	20	-	10	-	5	-	ns
Read Access Time (Valid Data)	t_{CDR}	-	200	-	150	-	50	ns
Read Hold Time	t_{HR}	20	-	10	-	10	-	ns
Bus Active Time (Invalid Data)	t_{CDA}	40	-	20	-	10	-	ns




Fig. 22 - Timing waveforms.

CDP65C51, CDP65C51A

DYNAMIC ELECTRICAL CHARACTERISTICS—TRANSMIT/RECEIVE, See Figs. 23, 24 and 25.

$V_{DD} = 5V \pm 5\%$, $T_A = -40^\circ C$ to $+85^\circ C$

CHARACTERISTIC		LIMITS						UNIT
		CDP65C51/51A-1		CDP65C51/51A-2		CDP65C51/51A-4		
		MIN	MAX	MIN	MAX	MIN	MAX	
Transmit/Receive Clock Rate	t_{CCY}	400*	-	325	-	250	-	ns
Transmit/Receive Clock High Time	t_{CH}	175	-	145	-	110	-	ns
Transmit/Receive Clock Low Time	t_{CL}	175	-	145	-	110	-	ns
XTLI to Tx D Propagation Delay	t_{DD}	-	500	-	410	-	315	ns
RTS Propagation Delay	t_{DLY}	-	500	-	410	-	315	ns
IRQ Propagation Delay (Clear)	t_{IRQ}	-	500	-	410	-	315	ns
RES Pulse Width	t_{RES}	400	-	300	-	200	-	ns

(t_r , $t_f = 10ns$ to $30ns$)

* The baud rate with external clocking is: $Baud\ Rate = \frac{1}{16 \times t_{CCY}}$




Fig. 23 - Transmit timing waveforms with external clock.




Fig. 24 - Interrupt and output timing waveforms.




Fig. 25 - Receive external clock timing waveforms.




Fig. 26 - Transmitter clock generation.

5
8-BIT BUS PERIPHERALS

January 1991

Features

- Low Power, High Speed, High Density CMOS
- Internal Time Base and Oscillator
- Counts Seconds, Minutes and Hours of the Day
- Counts Days of the Week, Date, Month and Year
- 3V to 6V Operation
- Time Base Input Options..... 4.194304MHz,
1.048576MHz, or 32.768kHz
- Time Base Oscillator for Parallel Resonant Crystals
- Typical Operating Power
 - ▶ Low Frequency Time Base 40μW to 200μW
 - ▶ High Frequency Time Base 4.0mW to 20mW
- Binary or BCD Representation of Time, Calendar and Alarm
- 12 or 24 Hour Clock with AM and PM in 12 Hour Mode
- Daylight Savings Time Option
- Automatic End of Month Recognition
- Automatic Leap Year Compensation
- Microprocessor Bus Compatible
- MOTEL Circuit for Bus Universality
- Multiplexed Bus for Pin Efficiency
- Interfaced with Software as 64 RAM Locations
- 14 Bytes of Clock and Control Registers
- 50 Bytes of General Purpose RAM
- Status Bit Indicates Data Integrity
- Bus Compatible Interrupt Signals (IRQ)
- Three Interrupts are Separately Software Maskable and Testable
 - ▶ Time-of-Day Alarm, Once-Per-Second to Once-Per-Day
 - ▶ Periodic Rates From 30.5μs to 500ms
 - ▶ End-of-Clock Update Cycle
- Programmable Square Wave Output Signal
- Clock Output May Be Used As Microprocessor Clock Input
 - ▶ At Time Base Frequency +1 or +4
- 24 Pin Dual In Line Package

Description


The CDP6818 Real-Time Clock plus RAM is a peripheral device which includes the unique MOTEL concept for use with many 8 bit microprocessors, microcomputers, and larger computers. This device combines three unique features a complete time-of- day clock with alarm and one hundred year calendar, a programmable periodic interrupt and square wave generator, and 50 bytes of low power static RAM. The CDP6818 uses high speed CMOS technology to interface with 1MHz processor buses, while consuming very little power.

The Real-Time Clock plus RAM has two distinct uses. First, it is designed as a battery powered CMOS device (in an otherwise NMOS/TTL system) including all the common battery backed-up functions such as RAM, time, and calendar. Secondly, the CDP6818 may be used with a CMOS microprocessor to relieve the software of the timekeeping workload and to extend the available RAM of an MPU such as the CDP6805E2.


The CDP6818 is supplied in a 24 lead dual-in-line plastic package (E suffix) and in a 24 lead dual-in-line sidebraced ceramic package (D suffix).

Pinout

PACKAGE TYPES D AND E
TOP VIEW



Block Diagram



CDP6818

MAXIMUM RATINGS (Voltages referenced to V_{SS})

Ratings	Symbol	Value	Unit
Supply Voltage	V_{DD}	-0.3 to +8	V
All Input Voltages	V_{in}	$V_{SS}-0.5$ to $V_{DD}+0.5$	V
Current Drain per Pin Excluding V_{DD} and V_{SS}	I	10	mA
Operating Temperature Range	T_A	0 to +70	°C
Storage Temperature Range	T_{stg}	-55 to +150	°C

DC ELECTRICAL CHARACTERISTICS ($V_{DD}=5$ Vdc $\pm 10\%$, $V_{SS}=0$ Vdc, $T_A=0^\circ$ to 70° C unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Frequency of Operation	f_{osc}	32.768	4194.304	kHz
Output Voltage	V_{OL}	—	0.1	V
$I_{Load} < 10 \mu A$	V_{OH}	$V_{DD}-0.1$	—	
I_{DD} — Bus Idle (External clock) CKOUT = f_{osc} , $C_L = 15$ pF; SQW Disabled, $\overline{CE} = V_{DD}-0.2$; C_L (OSC2) = 10 pF $f_{osc} = 4.194304$ MHz $f_{osc} = 1.048516$ MHz $f_{osc} = 32.768$ kHz	I_{DD1} I_{DD2} I_{DD3}	— — —	3 0.8 50	mA mA μA
I_{DD} — Quiescent $f_{osc} = DC$; OSC1 = DC; All Other Inputs = $V_{DD}-0.2$ V; No Clock	I_{DD4}	—	50	μA
Output High Voltage AD0-AD7 CKOUT ($I_{Load} = -1.6$ mA, SQW, $I_{Load} = -1.0$ mA)	V_{OH}	4.1	—	V
Output Low Voltage AD0-AD7 CKOUT ($I_{Load} = 1.6$ mA, IRQ, and SQW, $I_{Load} = 1.0$ mA)	V_{OL}	—	0.4	V
Input High Voltage CKFS, AD0-AD7, DS, AS, R/W, \overline{CE} , PS RESET OSC1	V_{IH}	$V_{DD}-2$ $V_{DD}-0.8$ $V_{DD}-1$	V_{DD} V_{DD} V_{DD}	V
Input Low Voltage AD0-AD7, DS, AS, R/W, \overline{CE} CKFS, PS, RESET OSC1	V_{IL}	V_{SS} V_{SS} V_{SS}	0.8 0.8 0.8	V
Input Current All Inputs	I_{in}	—	± 1	μA
Three-State Leakage AD0-AD7	I_{TSL}	—	± 10	μA

DC ELECTRICAL CHARACTERISTICS ($V_{DD} = 3$ Vdc, $V_{SS} = 0$ Voc, $T_A = 0^\circ$ to 70° C unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Frequency of Operation	f_{osc}	32.768	32.768	kHz
Output Voltage	V_{OL}	—	0.1	V
$I_{LOAD} < 10 \mu A$	V_{OH}	$V_{DD}-0.1$	—	
I_{DD} — Bus Idle CKOUT = f_{osc} , $C_L = 15$ pF, SQW Disabled, $\overline{CE} = V_{DD}-0.2$, C_L (OSC2) = 10 pF $f_{osc} = 32.768$ kHz	I_{DD3}	—	50	μA
I_{DD} — Quiescent $f_{osc} = DS$; OSC1 = DC; All Other Inputs = $V_{DD}-0.2$ V; No Clock	I_{DD4}	—	50	μA
Output High Voltage ($I_{Load} = -0.25$ mA, All Outputs)	V_{OH}	2.7	—	V
Output Low Voltage ($I_{Load} = 0.25$ mA, All Outputs)	V_{OL}	—	0.3	V
Input High Voltage AD0-AD7, DS, AS, R/W, \overline{CE} , RESET, CKFS, PS, OSC1	V_{IH}	2.1 2.5	V_{DD} V_{DD}	V
Input Low Voltage (All Inputs)	V_{IL}	V_{SS}	0.5	V
Input Current All Inputs	I_{in}	—	± 1	μA
Three-State Leakage IRQ, AD0-AD7	I_{TSL}	—	± 10	μA


5

8-BIT BUS PERIPHERALS

BUS TIMING

Ident. Number	Characteristics	Symbol	$V_{DD} = 3.0\text{ V}$ 50 pF Load		$V_{DD} = 5.0\text{ V}$ $\pm 10\%$ 2 TTL and 130 pF Load		Unit
			Min	Max	Min	Max	
1	Cycle Time	t_{cyc}	5000	—	953	dc	ns
2	Pulse Width, DS/E Low or RD/WR High	PW_{EL}	1000	—	300	—	ns
3	Pulse Width, DS/E High or RD/WR Low	PW_{EH}	1500	—	325	—	ns
4	Input Rise and Fall Time	t_r, t_f	—	100	—	30	ns
8	R/W Hold Time	t_{RWH}	10	—	10	—	ns
13	R/W Setup Time Before DS/E	t_{RWS}	200	—	80	—	ns
14	Chip Enable Setup Time Before AS/ALE Fall	t_{CS}	200	*	55	*	ns
15	Chip Enable Hold Time	t_{CH}	10	—	0	—	ns
18	Read Data Hold Time	t_{DHR}	10	1000	10	100	ns
21	Write Data Hold Time	t_{DHW}	100	—	0	—	ns
24	Muxed Address Valid Time to AS/ALE Fall	t_{ASL}	200	—	50	—	ns
25	Muxed Address Hold Time	t_{AHL}	100	—	20	—	ns
26	Delay Time DS/E to AS/ALE Rise	t_{ASD}	500	—	50	—	ns
27	Pulse Width, AS/ALE High	PW_{ASH}	600	—	135	—	ns
28	Delay Time, AS/ALE to DS/E Rise	t_{ASED}	500	—	60	—	ns
30	Peripheral Output Data Delay Time from DS/E or RD	t_{DDR}	1300	—	20	240	ns
31	Peripheral Data Setup Time	t_{DSW}	1500	—	200	—	ns

NOTE: Designations E, ALE, RD, and WR refer to signals from alternative microprocessor signals.
 *See Important Application Notice (refer to Fig. 23).



NOTE: $V_{HIGH} = V_{DD} - 2.0\text{ V}$, $V_{LOW} = 0.8\text{ V}$, for $V_{DD} = 5.0\text{ V} \pm 10\%$

Fig. 2 — CDP6818 bus timing waveforms.

CDP6818





Fig. 3 — Bus-read timing competitor multiplexed bus.



NOTE: $V_{HIGH} = V_{DD} - 2.0\text{ V}$, $V_{LOW} = 0.8\text{ V}$, for $V_{DD} = 5.0\text{ V} \pm 10\%$


Fig. 4 — Bus-write timing competitor multiplexed bus.

5
8-BIT BUS PERIPHERALS

CDP6818


TABLE 1 – SWITCHING CHARACTERISTICS ($V_{DD}=5\text{ Vdc} \pm 10\%$, $V_{SS}=0\text{ Vdc}$, $T_A=0^\circ\text{ to }70^\circ\text{C}$)

Description	Symbol	Min	Max	Unit
Oscillator Startup	t_{RC}	—	100	ms
Reset Pulse Width	t_{RWL}	5	—	μs
Reset Delay Time	t_{RLH}	5	—	μs
Power Sense Pulse Width	t_{PWL}	5	—	μs
Power Sense Delay Time	t_{PLH}	5	—	μs
$\overline{\text{IRQ}}$ Release from DS	t_{IRDS}	—	2	μs
$\overline{\text{IRQ}}$ Release from RESET	t_{IRR}	—	2	μs
VRT Bit Delay	t_{VRTD}	—	2	μs



NOTE: $V_{HIGH} = V_{DD} - 2.0\text{ V}$, $V_{LOW} = 0.8\text{ V}$, for $V_{DD} = 5.0\text{ V} \pm 10\%$

Fig. 5 — $\overline{\text{IRQ}}$ release delay timing waveforms.



All Outputs Except OSC2 (See Figure 10)

Fig. 6 — TTL equivalent test load.





Fig. 7 — Power-up timing waveforms.



① The VRT bit is set to a "1" by reading Control Register #D. The VRT Bit can only be cleared by pulling the PS Pin low (see REGISTER D (\$OD)).

Fig. 8 — Conditions that clear VRT bit timing waveforms.

CDP6818

MOTEL

The MOTEL circuit is a new concept that permits the CDP6818 to be directly interfaced with many types of microprocessors. No external logic is needed to adapt to the differences in bus control signals from common multiplexed bus microprocessors.

Practically all microprocessors interface with one of two synchronous bus structures.

The MOTEL circuit is built into peripheral and memory ICs to permit direct connection to either type of bus. An industry standard bus structure is now available. The MOTEL concept is shown logically in Figure 9.

MOTEL selects one of two interpretations of two pins. In the 6805 case, DS and R/W are gated together to produce the internal read enable. The internal write enable is a similar gating of the inverse of R/W. With competitor buses, the inversion of \overline{RD} and \overline{WR} create functionally identical internal read and write enable signals.

The CDP6818 automatically selects the processor type by using AS/ALE to latch the state of the DS/ \overline{RD} pin. Since DS is always low and \overline{RD} is always high during AS and ALE, the latch automatically indicates which processor type is connected.




Fig. 9 — Functional diagram of MOTEL circuit.

SIGNAL DESCRIPTIONS

The block diagram in Figure 1, shows the pin connection with the major internal functions of the CDP6818 Real-Time Clock plus RAM. The following paragraphs describe the function of each pin.

VDD, VSS

DC power is provided to the part on these two pins, VDD being the most positive voltage. The minimum and maximum voltages are listed in the Electrical Characteristics tables.

OSC1, OSC2 — TIME BASE, INPUTS

The time base for the time functions may be an external signal or the crystal oscillator. External square waves at 4.194304 MHz, 1.048576 MHz, or 32.768 kHz may be connected to OSC1 as shown in Figure 10. The time-base frequency to be used is chosen in Register A.

The on-chip oscillator is designed for a parallel resonant

AT cut crystal at 4.194304 MHz or 1.048576 MHz frequencies. The crystal connections are shown in Figure 11 and the crystal characteristics in Figure 12.

CKOUT — CLOCK OUT, OUTPUT

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. A major use for CKOUT is as the input clock to the microprocessor; thereby saving the cost of a second crystal. The frequency of CKOUT depends upon the time-base frequency and the state of the CKFS pin as shown in Table 2.

CKFS — CLOCK OUT FREQUENCY SELECT, INPUT

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. CKFS tied to VDD causes CKOUT to be the same frequency as the time base at the OSC1 pin. When CKFS is at VSS, CKOUT is the OSC1 time-base frequency divided by four. Table 2 summarizes the effect of CKFS.

CDP6818






Fig. 10 — External Time-base connection.



*32.768 KHz — Consult manufacturers specification

Fig. 11 — Crystal oscillator connection.

Crystal Equivalent Circuit



f_{osc}	4.194304 MHz	1.048576 MHz	32.768 KHz
R_s max	75 Ω	700 Ω	50 K
C_0 max	7 pF	5 pF	1.7 pF
C_1	0.012 pF	0.008 pF	0.003 pF
C_{in}/C_{out}	15-30 pF	15-40 pF	10-22 pF
Q	50 k	35 k	30 k
R	—	—	300-470 K
R_f	10M	10M	22M

Fig. 12 — Crystal parameters.

TABLE 2 — CLOCK OUTPUT FREQUENCIES

Time Base (OSC1) Frequency	Clock Frequency Select Pin (CKFS)	Clock Frequency Output Pin (CKOUT)
4.194304 MHz	High	4.194304 MHz
4.194304 MHz	Low	1.048576 MHz
1.048576 MHz	High	1.048576 MHz
1.048576 MHz	Low	262.144 kHz
32.768 kHz	High	32.768 kHz
32.768 kHz	Low	8.192 kHz

SQW — SQUARE WAVE, OUTPUT

The SQW pin can output a signal one of 15 of the 22 internal-divider stages. The frequency and output enable of the SQW may be altered by programming Register A, as shown in Table 5. The SQW signal may be turned on and off using a bit in Register B.

AD0-AD7 — MULTIPLEXED BIDIRECTIONAL ADDRESS/DATA BUS

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the CDP6818 since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE at which time the CDP6818 latches the address from AD0 to AD5. Valid write data must be presented and held stable during the latter portion of the DS or WR pulses. In a read cycle, the CDP6818 outputs 8 bits of data during the latter portion of the DS or RD pulses, then ceases driving the bus (returns the output drivers to three-state) when DS falls in this case of MOTEL or RD rises in the other case.

AS — MULTIPLEXED ADDRESS STROBE, INPUT

A positive going multiplexed address strobe pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the address to be latched within the CDP6818. The automatic MOTEL circuitry in the CDP6818 also latches the state of the DS pin with the falling edge of AS or ALE.

DS — DATA STROBE OR READ, INPUT

The DS pin has two interpretations via the MOTEL circuit. When emanating from a 6800 type processor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), and $\phi 2$ ($\phi 2$ clock). During read cycles, DS signifies the time that the RTC is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the Real-Time Clock plus RAM to latch the written data.

The second MOTEL interpretation of DS is that of RD, MEMR, or T/OW emanating from a competitor type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.

The MOTEL circuit, within the CDP6818, latches the state of the DS pin on the falling edge of AS/ALE. When the 6800 mode of MOTEL is desired DS must be low during AS/ALE, which is

the case with the CDP6805 family of multiplexed bus processors. To insure the competitor mode of MOTEL, the DS pin must remain high during the time AS/ALE is high.

R/W — READ/WRITE, INPUT

The MOTEL circuit treats the R/W pin in one of two ways. When a 6805 type processor is connected, R/W is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on R/W while DS is high, whereas a write cycle is a low on R/W during DS.

The second interpretation of R/W is as a negative write pulse, WR, MEMW, and T/OW from competitor type processors. The MOTEL circuit in this mode gives R/W pin the same meaning as the write (W) pulse on many generic RAMs.

CE — CHIP ENABLE, INPUT

The chip-enable (CE) signal must be asserted (low) for a bus cycle in which the CDP6818 is to be accessed. CE is not latched and must be stable during DS and AS (in the 6805 mode of MOTEL) and during RD and WR (in the competitor mode). Bus cycles which take place without asserting CE cause no actions to take place within the CDP6818. When CE is high, the multiplexed bus output is in a high-impedance state.

When CE is high, all address, data, DS, and R/W inputs from the processor are disconnected within the CDP6818. This permits the CDP6818 to be isolated from a powered-down processor. When CE is held high, an unpowered device cannot receive power through the input pins from the real-time clock power source. Battery power consumption can thus be reduced by using a pullup resistor or active clamp on CE when the main power is off.

IRQ — INTERRUPT REQUEST, OUTPUT

The IRQ pin is an active low output of the CDP6818 that may be used as an interrupt input to a processor. The IRQ output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. To clear the IRQ pin, the processor program normally reads Register C. The RESET pin also clears pending interrupts.

When no interrupt conditions are present, the IRQ level is in the high-impedance state. Multiple interrupting devices may thus be connected to an IRQ bus with one pullup at the processor.


RESET — RESET, INPUT

The RESET pin does not affect the clock, calendar, or RAM functions. On the powerup, the RESET pin must be held low for the specified time, t_{RLH}, in order to allow the power supply to stabilize. Figure 13 shows a typical representation of the RESET pin circuit.

When RESET is low the following occurs:

- Periodic Interrupt Enable (PIE) bit is cleared to zero,
- Alarm Interrupt Enable (AIE) bit is cleared to zero,
- Update ended Interrupt Enable (UIE) bit is cleared to zero,
- Update ended Interrupt Flag (UF) bit is cleared to zero,
- Interrupt Request status Flag (IRQF) bit is cleared to zero,
- Periodic Interrupt Flag (PF) bit is cleared to zero,


- g) Alarm Interrupt Flag (AF) bit is cleared to zero,
- h) IRQ pin is in high-impedance state, and
- i) Square Wave output Enable (SQWE) bit is cleared to zero.



D1 = D2 = D3 = 1N4148 or Equivalent

Note: If the RTC is isolated from the MPU or MCU power by a diode drop, care must be taken to meet V_{IN} requirements.

Fig. 13 — Typical power-up delay circuit for RESET.



D1 = D2 = 1N4148 or Equivalent

Fig. 14 — Typical power-up delay circuit for POWER SENSE.

PS — POWER SENSE, INPUT

The power-sense pin is used in the control of the valid RAM and time (VRT) bit in Register D. When the PS pin is low the VRT bit is cleared to zero.

During powerup, the PS pin must be externally held low for the specified time, t_{PL} . As power is applied the VTR bit remains low indicating that the contents of the RAM, time registers, and calendar are not guaranteed. When normal operation commences PS should be permitted to go high after a powerup to allow the VRT bit to be set by a read of Register D. Figure 14 shows a typical circuit connection for the power-sense pin.

POWER-DOWN CONSIDERATIONS

In most systems, the CDP6818 must continue to keep time when system power is removed. In such systems, a conversion from system power to an alternate power supply, usually a battery, must be made. During the transition from system to battery power, the designer of a battery backed-up RTC system must protect data integrity, minimize power consumption, and ensure hardware reliability.

The chip enable (\overline{CE}) pin controls all bus inputs (R/\overline{W} , DS, AS, AD0-AD7). \overline{CE} , when negated, disallows any unintended modification of the RTC data by the bus. \overline{CE} also reduces power consumption by reducing the number of transitions seen internally.

Power consumption may be further reduced by removing resistive and capacitive loads from the clock out (CKOUT) pin and the squarewave (SQW) pin.

During and after the power source conversion, the V_{IN} maximum specification must never be exceeded. Failure to meet the V_{IN} maximum specification can cause a virtual SCR to appear which may result in excessive current drain and destruction of the part.

ADDRESS MAP

Figure 15 shows the address map of the CDP6818. The memory consists of 50 general purpose RAM bytes, 10 RAM bytes which normally contain the time, calendar, and alarm data, and four control and status bytes. All 64 bytes are directly readable and writable by the processor program except Registers C and D which are read only. Bit 7 of Register A and the high order bit of the seconds byte are also read only. Bit 7, of the second byte, always reads "0". The contents of the four control and status registers are described in the Register section.

TIME, CALENDAR, AND ALARM LOCATIONS

The processor program obtains time and calendar information by reading the appropriate locations. The program may initialize the time, calendar, and alarm by writing to these RAM locations. The contents of the 10 time, calendar, and alarm byte may be either binary or binary-coded decimal (BCD).

5
8-BIT BUS PERIPHERALS

CDP6818

Before initializing the internal registers, the SET bit in Register B should be set to a "1" to prevent time/calendar updates from occurring. The program initializes the 10 locations in the selected format (binary or BCD), then indicates the format in the data mode (DM) bit of Register B. All 10 time, calendar, and alarm bytes must use the same data mode, either binary or BCD. The SET bit may now be cleared to allow updates. Once initialized the real-time clock makes all updates in the selected data mode. The data mode cannot be changed without reinitializing the 10 data bytes.

Table 3 shows the binary and BCD formats of the 10 time, calendar, and alarm locations. The 24/12 bit in Register B establishes whether the hour locations represent 1-to-12 or

0-to-23. The 24/12 bit cannot be changed without reinitializing the hour locations. When the 12-hour format is selected the high-order bit of the hours byte represents PM when it is a "1".

The time, calendar, and alarm bytes are not always accessible by the processor program. Once-per-second the 10 bytes are switched to the update logic to be advanced by one second and to check for an alarm condition. If any of the 10 bytes are read at this time, the data outputs are undefined. The update lockout time is 248 μ s at the 4.194304 MHz and 1.048567 MHz time bases and 1948 μ s for the 32.768 kHz time base. The Update Cycle section shows how to accommodate the update cycle in the processor program.




Fig. 15 — Address map.

TABLE 3 — TIME, CALENDAR, AND ALARM DATA MODES

Address Location	Function	Decimal Range	Range		Example*	
			Binary Data Mode	BCD Data Mode	Binary Data Mode	BCD Data Mode
0	Seconds	0-59	\$00-\$3B	\$00-\$59	15	21
1	Seconds Alarm	0-59	\$00-\$3B	\$00-\$59	15	21
2	Minutes	0-59	\$00-\$3B	\$00-\$59	3A	58
3	Minutes Alarm	0-59	\$00-\$3B	\$00-\$59	3A	58
4	Hours (12 Hour Mode)	1-12	\$01-\$0C (AM) and \$81-\$8C (PM)	\$01-\$12 (AM) and \$81-\$92 (PM)	05	05
	Hours (24 Hour Mode)	0-23	\$00-\$17	\$00-\$23	05	05
5	Hours Alarm (12 Hour Mode)	1-12	\$01-\$0C (AM) and \$81-\$8C (PM)	\$01-\$12 (AM) and \$81-\$92 (PM)	05	05
	Hours Alarm (24 Hour Mode)	0-23	\$00-\$17	\$00-\$23	05	05
6	Day of the Week Sunday = 1	1-7	\$01-\$07	\$01-\$07	05	05
7	Day of the Month	1-31	\$01-\$1F	\$01-\$31	0F	15
8	Month	1-12	\$01-\$0C	\$01-\$12	02	02
9	Year	0-99	\$00-\$63	\$00-\$99	4F	79

*Example: 5:58:21 Thursday February 15 1979 (Time is A.M.)

The three alarm bytes may be used in two ways. When the program inserts an alarm time in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the alarm enable bit is high. The alternate usage is to insert a "don't care" state in one or more of three alarm bytes. The "don't care" code is any hexadecimal byte from C0 to FF. That is, the two most-significant bits of each byte, when set to "1", create a "don't care" situation. An alarm interrupt each hour is created with a "don't care" code in the hours alarm location. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minutes alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second.

STATIC CMOS RAM

The 50 general purpose RAM bytes are not dedicated within the CDP6818. They can be used by the processor program, and are fully available during the update cycle.

When time and calendar information must use battery back-up, very frequently there is other non-volatile data that must be retained when main power is removed. The 50 user RAM bytes serve the need for low-power CMOS battery-backed storage, and extend the RAM available to the program.

When further CMOS RAM is needed, additional CDP6818S may be included in the system. The time/calendar functions may be disabled by holding the DV0-DV2 dividers, in Register A, in the reset state or by setting the SET bit in CR2 Register B or by removing the oscillator. Holding the dividers in reset prevents interrupts or SQW output from operating while setting the SET bit allows these functions to occur. With the dividers clear, the available user RAM is extended to 59 bytes. Bit 7 of Register A, Registers C and D, and the high-order Bit of the seconds byte cannot effectively be used as general purpose RAM.

INTERRUPTS

The RTC plus RAM includes three separate fully automatic sources of interrupts to the processor. The alarm interrupt may be programmed to occur at rates from once-per-second to one-a-day. The periodic interrupt may be selected for rates from half-a-second to 30.517 μ s. The update-ended interrupt may be used to indicate to the program that an update cycle is completed. Each of these independent interrupt conditions are described in greater detail in other sections.

The processor program selects which interrupts, if any, it wishes to receive. Three bits in Register B enable the three interrupts. Writing a "1" to an interrupt-enable bit permits that interrupt to be initiated when the event occurs. A "0" in the interrupt-enable bit prohibits the IRQ pin from being asserted due to the interrupt cause.

If an interrupt flag is already set when the interrupt becomes enabled, the $\overline{\text{IRQ}}$ pin is immediately activated, though the interrupt initiating the event may have occurred much earlier. Thus, there are cases where the program should clear such earlier initiated interrupts before first enabling new interrupts.

When an interrupt event occurs a flag bit is set to a "1" in Register C. Each of the three interrupt sources have separate flag bits in Register C, which are set independent of the state of the corresponding enable bits in Register B. The flag bit may be used with or without enabling the corresponding enable bits.

In the software scanned case, the program does not enable the interrupt. The "interrupt" flag bit becomes a status bit, which the software interrogates, when it wishes. When the software detects that the flag is set, it is an indication to software that the "interrupt" event occurred since the bit was last read.

However, there is one precaution. The flag bits in Register C are cleared (record of the interrupt event is erased) when Register C is read. Double latching is included with Register C so the bits which are set are stable throughout the read cycle. All bits which are high when read by the program are cleared, and new interrupts (on any bits) are held until after the read cycle. One, two, or three flag bits may be found to be set when Register C is read. The program should inspect all utilized flag bits every time Register C is read to insure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interrupt-flag bit is set and the corresponding interrupt-enable bit is also set, the $\overline{\text{IRQ}}$ pin is asserted low. $\overline{\text{IRQ}}$ is asserted as long as at least one of the three interrupt sources has its flag and enable bits both set. The IRQF bit in Register C is a "1" whenever the $\overline{\text{IRQ}}$ pin is being driven low.

The processor program can determine that the RTC initiated the interrupt by reading Register C. A "1" in bit 7 (IRQF bit) indicates that one or more interrupts have been initiated by the part. The act of reading Register C clears all the then-active flag bits, plus the IRQF bit. When the program finds IRQF set, it should look at each of the individual flag bits in the same byte which have the corresponding interrupt-mask bits set and service each interrupt which is set. Again, more than one interrupt-flag bit may be set.

DIVIDER STAGES

The CDP6818 has 22 binary-divider stages following the time base as shown in Figure 1. The output of the dividers is a 1 Hz signal to the update-cycle logic. The dividers are controlled by three divider bits (DV2, DV1, and DV0) in Register A.

DIVIDER CONTROL

The divider-control bits have three uses, as shown in Table 4. Three usable operating time bases may be selected (4.194304 MHz, 1.048576 MHz, or 32.768 kHz). The divider chain may be held reset, which allows precision setting of the time. When the divider is changed from reset to an operating time base, the first update cycle is one second later. The divider-control bits are also used to facilitate testing the CDP6818.

TABLE 4 – DIVIDER CONFIGURATIONS

Time-Base Frequency	Divider Bits Register A			Operation Mode	Divider Reset	Bypass First N-Divider Bits
	DV2	DV1	DV0			
4.194304 MHz	0	0	0	Yes	—	N = 0
1.048576 MHz	0	0	1	Yes	—	N = 2
32.768 kHz	0	1	0	Yes	—	N = 7
Any	1	1	0	No	Yes	—
Any	1	1	1	No	Yes	—

Note: Other combinations of divider bits are used for test purposes only.

SQUARE-WAVE OUTPUT SELECTION

Fifteen of the 22 divider taps are made available to a 1-of-15 selector as shown in Figure 1. The first purpose of selecting a divider tap is to generate a square-wave output signal on the SQW pin. Four bits in Register A establish the square-wave frequency as listed in Table 5. The SQW frequency selection shares the 1-of-15 selector with periodic interrupts.

Once the frequency is selected, the output of the SQW pin may be turned on and off under program control with the square-wave enable (SQWE) bit in Register B. Altering the divider, square-wave output selection bits, or the SQW output-enable bit may generate an asymmetrical waveform at the time of execution. The square-wave output pin has a number of potential uses. For example, it can serve as a frequency standard for external use, a frequency synthesizer, or could be used to generate one or more audio tones under program control.

PERIODIC INTERRUPT SELECTION

The periodic interrupt allows the IRQ pin to be triggered from once every 500 ms to once every 30.517 μ s. The periodic interrupt is separate from the alarm interrupt which may be output from once-per-second to once-per-day.

Table 5 shows that the periodic interrupt rate is selected with the same Register A bits which select the square-wave frequency. Changing one also changes the other. But each function may be separately enabled so that a program could switch between the two features or use both. The SQW pin is enabled by the SQWE bit. Similarly the periodic interrupt is enabled by the PIE bit in Register B.

Periodic interrupt is usable by practically all real-time systems. It can be used to scan for all forms of inputs from contact closures to serial receive bits on bytes. It can be used in multiplexing displays or with software counters to measure inputs, create output intervals, or await the next needed software function.

TABLE 5 – PERIODIC INTERRUPT RATE AND SQUARE WAVE OUTPUT FREQUENCY

Rate Select Control Register A				4.194304 or 1.048576 MHz Time Base		32.768 kHz Time Base	
				Periodic Interrupt Rate TPI	SQW Output Frequency	Periodic Interrupt Rate TPI	SQW Output Frequency
RS3	RS2	RS1	RS0				
0	0	0	0	None	None	None	None
0	0	0	1	30.517 μ s	32.768 kHz	3.90625 ms	256 Hz
0	0	1	0	61.035 μ s	16.384 kHz	7.8125 ms	128 Hz
0	0	1	1	122.070 μ s	8.192 kHz	122.070 μ s	8.192 kHz
0	1	0	0	244.141 μ s	4.096 kHz	244.141 μ s	4.096 kHz
0	1	0	1	488.281 μ s	2.048 kHz	488.281 μ s	2.048 kHz
0	1	1	0	976.562 μ s	1.024 kHz	976.562 μ s	1.024 kHz
0	1	1	1	1.953125 ms	512 Hz	1.953125 ms	512 Hz
1	0	0	0	3.90625 ms	256 Hz	3.90625 ms	256 Hz
1	0	0	1	7.8125 ms	128 Hz	7.8125 ms	128 Hz
1	0	1	0	15.625 ms	64 Hz	15.625 ms	64 Hz
1	0	1	1	31.25 ms	32 Hz	31.25 ms	32 Hz
1	1	0	0	62.5 ms	16 Hz	62.5 ms	16 Hz
1	1	0	1	125 ms	8 Hz	125 ms	8 Hz
1	1	1	0	250 ms	4 Hz	250 ms	4 Hz
1	1	1	1	500 ms	2 Hz	500 ms	2 Hz

UPDATE CYCLE

The CDP6818 executes an update cycle once-per-second, assuming one of the proper time bases is in place, the divider is not clear, and the SET bit in Register B is clear. The SET bit in the "1" state permits the program to initialize the time and calendar bytes by stopping an existing update and preventing a new one from occurring.

The primary function of the update cycle is to increment the seconds byte, check for overflow, increment the minutes byte when appropriate and so forth through to the year of the century byte. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code (11XXXXXX) is present in all three positions.

With a 4.194304 MHz or 1.048576 MHz time base the update cycle takes 248 μ s while a 32.768 kHz time base update cycle takes 1984 μ s. During the update cycle, the time, calendar, and alarm bytes are not accessible by the processor program. The CDP6818 protects the program from reading transitional data. This protection is provided by switching the time, calendar, and alarm portion of the RAM off the microprocessor bus during the entire update cycle. If the processor reads these RAM locations before the update is complete the output will be undefined. The update in progress (UIP) status bit is set during the interval.

A program which randomly accesses the time and date information finds data unavailable statistically once every 4032 attempts. Three methods of accommodating nonavailability during update are usable by the program. In discussing the three methods it is assumed that at random points user programs are able to call a subroutine to obtain the time of day.

The first method of avoiding the update cycle uses the update-ended interrupt. If enabled, an interrupt occurs after every update cycle which indicates that over 999 ms are available to read valid time and date information. During this time a display could be updated or the information could be transferred to continuously available RAM. Before leaving the interrupt service routine, the IRQF bit in Register C should be cleared.

The second method uses the update-in-progress bit (UIP) in Register A to determine if the update cycle is in progress or not. The UIP bit will pulse once-per-second. Statistically, the UIP bit will indicate that time and date information is unavailable once every 2032 attempts. After the UIP bit goes high, the update cycle begins 244 μ s later. Therefore, if a low is read on the UIP bit, the user has at least 244 μ s before the time/calendar data will be changed. If a "1" is read in the UIP bit, the time/calendar data may not be valid. The user should avoid interrupt service routines that would cause the

time needed to read valid time/calendar data to exceed 244 μ s.

The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in Register A is set high between the setting of the PF bit on Register C (see Figure 16). Periodic interrupts that occur at intervals greater than $t_{BUC} + t_{UC}$ allow valid time and date information to be read at each occurrence of the periodic interrupt. The reads should be completed within $(T_{PI} + 2) + t_{BUC}$ to insure that data is not read during the update cycle. To properly set the internal counters for Daylight Savings Time operation, the user must set the time at least two seconds before the rollover will occur. Likewise, the time must be set at least two seconds before the end of the 29th or 30th day of the month.

REGISTERS

The CDP6818 has four registers which are accessible to the processor program. The four registers are also fully accessible during the update cycle.


REGISTER A (\$0A)

MSB							LSB	Read/Write Register except UIP
b7	b6	b5	b4	b3	b2	b1	b0	
UIP	DV2	DV1	DV0	RS3	RS2	RS1	RS0	

UIP — The update in progress (UIP) bit is a status flag that may be monitored by the program. When UIP is a "1" the update cycle is in progress or will soon begin. When UIP is a "0" the update cycle is not in progress and will not be for at least 244 μ s (for all time bases). This is detailed in Table 6. The time, calendar, and alarm information in RAM is fully available to the program when the UIP bit is zero — it is not in transition. The UIP bit is a read-only bit, and is not affected by Reset. Writing the SET bit in Register B to a "1" inhibits any update cycle and then clears the UIP status bit.

TABLE 6 — UPDATE CYCLE TIMES

UIP Bit	Time Base (OSC1)	Update Cycle Time (t_{UC})	Minimum Time Before Update Cycle (t_{BUC})
1	4.194304 MHz	248 μ s	—
1	1.048576 MHz	248 μ s	—
1	32.768 kHz	1984 μ s	—
0	4.194304 MHz	—	244 μ s
0	1.048576 MHz	—	244 μ s
0	32.768 kHz	—	244 μ s



t_{PI} = Periodic Interrupt Time Interval (500 ms, 250 ms, 125 ms, 62.5 ms, etc. per Table 5)
 t_{UC} = Update Cycle Time (248 μ s or 1984 μ s)
 t_{BUC} = Delay Time Before Update Cycle (244 μ s)

Fig. 16 — Update-ended and periodic interrupt relationships.

5
8-BIT BUS PERIPHERALS

DV2, DV1, DV0 — Three bits are used to permit the program to select various conditions of the 22-stage divider chain. The divider selection bits identify which of the three time-base frequencies is in use. Table 4 shows that time bases of 4.194304 MHz, 1.048576 MHz, and 32.768 kHz may be used. The divider selection bits are also used to reset the divider chain. When the time/calendar is first initialized, the program may start the divider at the precise time stored in the RAM. When the divider reset is removed the first update cycle begins one-half second later. These three read/write bits are not affected by RESET.

RS3, RS2, RS1, RS0 — The four rate selection bits select one of 15 taps on the 22-stage divider, or disable the divider output. The tape selected may be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The program may do one of the following: 1) enable the interrupt with the PIE bit, 2) enable the SQW output pin with the SQWE bit, 3) enable both at the same time at the same rate, or 4) enable neither. Table 5 lists the periodic interrupt rates and the square-wave frequencies that may be chosen with the RS bits. These four bits are read/write bits which are not affected by RESET.

REGISTER B (\$0B)

MSB							LSB		Read/Write Register
b7	b6	b5	b4	b3	b2	b1	b0		
SET	PIE	AIE	UIE	SQWE	DM	24/12	DSE		

SET — When the SET bit is a "0", the update cycle functions normally by advancing the counts once-per-second. When the SET bit is written to a "1", any update cycle in progress is aborted and the program may initialize the time and calendar bytes without an update occurring in the midst of initializing. SET is read/write bit which is not modified by RESET or internal functions of the CDP6818.

PIE — The periodic interrupt enable (PIE) bit is a read/write bit which allows the periodic-interrupt flag (PF) bit in Register C to cause the \overline{IRQ} pin to be driven low. A program writes a "1" to the PIE bit in order to receive periodic interrupts at the rate specified by the RS3, RS2, RS1, and RS0 bits in Register A. A zero in PIE blocks \overline{IRQ} from being initiated by a periodic interrupt, but the periodic flag (PF) bit is still set at the periodic rate. PIE is not modified by any internal CDP6818 functions, but is cleared to "0" by a RESET.

AIE — The alarm interrupt enable (AIE) bit is a read/write bit which when set to a "1" permits the alarm flag (AF) to assert \overline{IRQ} . An alarm interrupt occurs for each second that the three time bytes equal the three alarm bytes (including a "don't care" alarm code of binary 11XXXXXX). When the AIE bit is a "0", the AF bit does not initiate an \overline{IRQ} signal. The RESET pin clears AIE to "0". The internal functions do not affect the AIE bit.

UIE — The UIE (update-ended interrupt enable) bit is a read/write bit which enables the update-end flage (UF) bit to assert \overline{IRQ} . The RESET pin going low or the SET bit going high clears the UIE bit.

SQWE — When the square-wave enable (SQWE) bit is set to a "1" by the program, a square-wave signal at the fre-

quency specified in the rate selection bits (RS3 to RS0) appears on the SQW pin. When the SQWE bit is set to a zero the SQW pin is held low. The state of SQWE is cleared by the RESET pin. SQWE is a read/write bit.

DM — The data mode (DM) bit indicates whether time and calendar updates are to use binary or BCD formats. The DM bit is written by the processor program and may be read by the program, but is not modified by any internal functions or RESET. A "1" in DM signifies binary data, while a "0" in DM specifies binary-coded-decimal (BCD) data.

24/12 — The 24/12 control bit establishes the format of the hours bytes as either the 24-hour mode (a "1") or the 12-hour mode (a "0"). This is a read/write bit, which is affected only by the software.

DSE — The daylight savings enable (DSE) bit is a read/write bit which allows the program to enable two special updates (when DSE is a "1"). On the last Sunday in April the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a "0". DSE is not changed by any internal operations or RESET.

REGISTER C (\$0C)

MSB						LSB		Read-Only Register
b7	b6	b5	b4	b3	b2	b1	b0	
IRQF	PF	AF	UF	0	0	0	0	

IRQF — The interrupt request flag (IRQF) is set to a "1" when one or more of the following are true:

PF = PIE = "1"

AF = AIE = "1"

UF = UIE = "1"

i.e., $IRQF = PF \cdot PIE + AF \cdot AIE + UF \cdot UIE$

Any time the IRQF bit is a "1", the \overline{IRQ} pin is driven low. All flag bits are cleared after Register C is read by the program or when the RESET pin is low.

PF — The periodic interrupt flag (PF) is a read-only bit which is set to a "1" when a particular edge is detected on the selected tap of the divider chain. The RS3 to RS0 bits establish the periodic rate. PF is set to a "1" independent of the state of the PIE bit. PF being a "1" initiates an \overline{IRQ} signal and sets the IRQF bit when PIE is also a "1." The PF bit is cleared by a RESET or a software read of Register C.

AF — A "1" in the AF (alarm interrupt flag) bit indicates that the current time has matched the alarm time. A "1" in the AF causes the \overline{IRQ} pin to go low, and a "1" to appear in the IRQF bit, when the AIE bit also is a "1." A RESET or a read of Register C clears AF.

UF — The update-ended interrupt flag (UF) bit is set after each update cycle. When the UIE bit is a "1", the "1" in UF causes the IRQF bit to be a "1", asserting \overline{IRQ} . UF is cleared by a Register C read or a RESET.

b3 TO b0 — The unused bits of Status Register 1 are read as "0's". They can not be written.

CDP6818

REGISTER D (\$0D)

MSB							LSB	Read Only
b7	b6	b5	b4	b3	b2	b1	b0	Register
VRT	0	0	0	0	0	0	0	


VRT — The valid RAM and time (VRT) bit indicates the condition of the contents of the RAM, provided the power sense (PS) pin is satisfactorily connected. A "0" appears in the VRT bit when the power-sense pin is low. The processor program can set the VRT bit when the time and calendar are initialized to indicate that the RAM and time are valid. The VRT is a read/only bit which is not modified by the RESET pin. The VRT bit can only be set by reading Register D.

b6 TO b0 — The remaining bits of Register D are unused. They cannot be written, but are always read as "0's."

TYPICAL INTERFACING

The CDP6818 is best suited for use with microprocessors which generate an address-then-data multiplexed bus. Figures 17 and 18 show typical interlaces to bus-compatible processors. These interfaces assume that the address decoding can be done quickly. However, if standard metal-gate CMOS gates are used the \overline{CE} setup time may be violated. Figure 19 illustrates an alternative method of chip selection which will accommodate such slower decoding.

The CDP6818 can be interfaced to single-chip microcomputers (MCU) by using eleven port lines as shown in Figure 20. Non-multiplexed bus microprocessors can be interfaced with additional support.



*QMOS decoder

Fig. 17 — CDP6818 interfaced to CDP6805E2 compatible multiplexed bus microprocessors.

CDP6818




Fig. 18 — CDP6818 interfaced to competitor compatible multiplexed bus microprocessors.




Fig. 19 — CDP6818 interface to CDP6805E2 CMOS multiplexed microprocessor with slow address decoding.

CDP6818




Fig. 20 — CDP6818 interfaced with the ports of a typical single-chip microcomputer.

There is one method of using the multiplexed bus CDP6818 with non-multiplexed bus processors. The interface uses available bus control signals to multiplex the address and data bus together.

An example using either the 6800, 6802, 6808, or 6809 microprocessor is shown in Figure 21.

Figure 22 illustrates the subroutines which may be used for data transfers in a non-multiplexed system. The subroutines


should be entered with the registers containing the following data:

Accumulator A: The address of the RTC to be accessed.

Accumulator B: Write: The data to be written

Read: The data read from the RTC

The RTC is mapped to two consecutive memory locations RTC and RTC + 1 as shown in Figure 21.



92CS-37724

Fig. 21 — CDP6818 interfaced with Motorola type processors

CDP6818

FIGURE 22 — SUBROUTINE FOR READING AND WRITING THE CDP6818 WITH A NON-MULTIPLEXED BUS

READ	STA	RTC	Generate AS and Latch Data from ACCA
	LDAB	RTC+1	Generate DS and Get Data
	RTS		
WRITE	STA	RTC	Generate AS and Latch Data from ACCA
	STAB	RTC+1	Generate DS and Store Data
	RTS		

IMPORTANT APPLICATION NOTICE

The CDP6818 with a bottom brand code of 6RR requires a synchronization of the \overline{CE} pin with address strobe. The following circuit will satisfy that condition and also shows a typical

application of power down circuitry. If \overline{CE} is grounded at all times (no power down required) the following circuit need not be used.




Fig. 23 — Typical Application Circuit

CMOS Real-Time Clock With RAM

November 1994

Features

- Low Power, High Speed CMOS
- Internal Time Base and Oscillator
- Counts Seconds, Minutes and Hours of the Day
- Counts Days of the Week, Date, Month and Year
- 3V to 6V Operation
- Time Base Input Options: 4.194304MHz, 1.048576MHz or 32.768kHz
- Time Base Oscillator for Parallel Resonant Crystals
- 40 μ W to 200 μ W Typical Operating Power at Low Frequency Time Base
- 4.0mW to 20mW Typical Operating Power at High Frequency Time Base
- Binary or BCD Representation of Time, Calendar and Alarm
- 12 or 24 Hour Clock with AM and PM in 12 Hour Mode
- Daylight Savings Time Option
- Automatic End of Month Recognition
- Automatic Leap Year Compensation
- Microprocessor Bus Compatible
- Selectable Between Motorola and Competitor Bus Timing
- Multiplexed Bus for Pin Efficiency
- Interfaced With Software as 64 RAM Locations
- 14 Bytes of Clock and Control Registers
- 50 Bytes of General Purpose RAM
- Status Bit Indicates Data Integrity
- Bus Compatible Interrupt Signals (IRQ)
- Three Interrupts Are Separately Software Maskable and Testable
 - ▶ Time-of-Day Alarm, Once-Per-Second to Once-Per-Day
 - ▶ Periodic Rates From 30.5 μ s to 500ms
 - ▶ End-of-Clock Update Cycle
- Programmable Square Wave Output Signal
- Clock Output May Be Used as Microprocessor Clock Input at Time Base Frequency \div 1 or \div 4

Description


The CDP6818A Real-Time Clock plus RAM is a peripheral device which includes the unique MOTEL concept for use with various microprocessors, microcomputers and larger computers. This part combines three unique features: a complete time-of-day clock with alarm and one hundred year calendar, a programmable periodic interrupt and square wave generator, and 50 bytes of low power static RAM. The CDP6818A uses high speed CMOS technology to interface with 1MHz processor buses, while consuming very little power.

The Real-Time Clock plus RAM has two distinct uses. First, it is designed as a battery powered CMOS part (in an otherwise NMOS/TTL system) including all the common battery backed-up functions such as RAM, time and calendar. Secondly, the CDP6818A may be used with a CMOS microprocessor to relieve the software of the timekeeping workload and to extend the available RAM of an MPU such as the CDP6805E2.


The CDP 6818A is supplied in a 24 lead dual in line plastic package (E suffix), in a 24 lead dual in line sidebraced ceramic package (D suffix) and in a 28 lead plastic chip carrier package (Q suffix).

Pinouts

PACKAGE TYPES D AND E
TOP VIEW



PACKAGE TYPE Q
TOP VIEW



CDP6818A




Fig. 1 - Block diagram.

92CS-42692

MAXIMUM RATINGS (Voltages referenced to V_{SS})

SUPPLY VOLTAGE, V_{DD}	-0.3 to +8.0 V
ALL INPUT VOLTAGE, V_{IN}	$V_{SS} - 0.5$ to $V_{DD} + 0.5$ V
CURRENT DRAIN PER PIN EXCLUDING V_{DD} and V_{SS} , I	10 mA
OPERATING TEMPERATURE RANGE, $T_A = T_L$ to T_H	0 to 70°C
CDP6818A	0 to 70°C
STORAGE TEMPERATURE RANGE, T_{stg}	-55 to +150°C

THERMAL CHARACTERISTICS

THERMAL RESISTANCE, θ_{JA}

Plastic (E Suffix)	120°C/W
Ceramic (D Suffix)	50°C/W
Chip-Carrier (N suffix)*	80°C/W

* Printed-circuit board mount: 57 mm x 57 mm minimum area x 1.6 mm thick G10 epoxy glass, or equivalent.

This device contains circuitry to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper

operation it is recommended that V_{IN} and V_{OUT} be constrained to the range $V_{SS} \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{DD}$. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

CDP6818A

DC ELECTRICAL CHARACTERISTICS (V_{DD} = 3 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H Unless Otherwise Noted)

CHARACTERISTIC	LIMITS		UNITS	
	MIN.	MAX.		
Frequency of Operation	f _{osc}	32.768	32.768	kHz
Output Voltage	V _{OL}	—	0.1	V
I _{Load} < 10 μA	V _{OH}	V _{DD} -0.1	—	
I _{DD} - Bus Idle CKOUT = f _{osc} , C _L = 15 pF; SQW Disabled, $\overline{\text{STBY}} = 0.2 \text{ V}$; C _L (OSC2) = 10 pF f _{osc} = 32.768 kHz	I _{DD3}	—	50	μA
I _{DD} - Quiescent f _{osc} = DC; OSC1 = DC; All Other Inputs = V _{DD} -0.2 V; No Clock	I _{DD4}	—	50	μA
Output High Voltage (I _{Load} = -0.25 mA, All Outputs)	V _{OH}	2.7	—	V
Output Low Voltage (I _{Load} = 0.25 mA, All Outputs)	V _{OL}	—	0.3	V
Input High Voltage STBY, AD0-AD7, DS, AS, R/W, $\overline{\text{CS}}$ RESET, CKFS, PS, OSC1 MOT	V _{IH}	2.1 2.5 V _{DD}	V _{DD} V _{DD} V _{DD}	V
Input Low Voltage STBY, AD0-AD7, DS, AS, R/W, $\overline{\text{CS}}$, CKFS, PS, RESET, OSC1 MOT	V _{IL}	V _{SS} V _{SS}	0.5 V _{SS}	V
Input Current AS, DS, R/W MOT, OSC1, CE, $\overline{\text{STBY}}$, RESET, CKFS, PS	I _{in}	— —	±10 ±1	μA
Three-State Leakage IRQ, AD0-AD7	I _{TSL}	—	±10	μA

DC ELECTRICAL CHARACTERISTICS (V_{DD} = 5 Vdc ± 10%, V_{SS} = 0 Vdc; T_A = T_L to T_H Unless Otherwise Noted)

CHARACTERISTIC	LIMITS		UNITS	
	MIN.	MAX.		
Frequency of Operation	f _{osc}	32.768	4194.304	kHz
Output Voltage	V _{OL}	—	0.1	V
I _{Load} < 10 μA	V _{OH}	V _{DD} -0.1	—	
I _{DD} - Bus Idle (External Clock) CKOUT = f _{osc} , C _L = 15 pF; SQW Disabled, $\overline{\text{STBY}} = 0.2 \text{ V}$; C _L (OSC2) = 10 pF f _{osc} = 4.194304 MHz f _{osc} = 1.048516 MHz f _{osc} = 32.768 kHz	I _{DD1} I _{DD2} I _{DD3}	— — —	3 800 50	mA μA μA
I _{DD} - Quiescent f _{osc} = DC; OSC1 = DC; All Other Inputs = V _{DD} -0.2 V; No Clock	I _{DD4}	—	50	μA
Output High Voltage (I _{Load} = -1.6 mA, AD0-AD7, CKOUT) (I _{Load} = -1.0 mA, SQW)	V _{OH}	4.1	—	V
Output Low Voltage (I _{Load} = 1.5 mA, AD0-AD7, CKOUT) (I _{Load} = 1.0 mA, IRQ and SQW)	V _{OL}	—	0.4	V
Input High Voltage STBY, CFKS, AD0-AD7, DS, AS, R/W, $\overline{\text{CS}}$, PS RESET OSC1 MOT	V _{IH}	V _{DD} -2.0 V _{DD} -0.8 V _{DD} -1.0 V _{DD}	V _{DD} V _{DD} V _{DD} V _{DD}	V
Input Low Voltage CKFS, PS, RESET, $\overline{\text{STBY}}$, AD0-AD7, DS, AS, R/W, $\overline{\text{CS}}$, OSC1 MOT	V _{IL}	V _{SS} V _{SS}	0.8 V _{SS}	V
Input Current AS, DS, R/W MOT, OSC1, CE, $\overline{\text{STBY}}$, RESET, CKFS, PS	I _{in}	— —	±10 ±1	μA
Three-State Leakage IRQ, AD0-AD7	I _{TSL}	—	±10	μA


5
8-BIT BUS PERIPHERALS

CDP6818A

BUS TIMING

IDENT. NO.	CHARACTERISTIC		V _{DD} = 3.0 V 50 pF LOAD		V _{DD} = 5.0 V ± 10% 1 TTL & 130 pF LOAD		UNITS
			MIN.	MAX.	MIN.	MAX.	
1	Cycle Time	t _{cy}	5000	—	953	dc	ns
2	Pulse Width, DS/E Low or RD/WR High	PW _{EL}	1000	—	300	—	ns
3	Pulse Width, DS/E High or RD/WR Low	PW _{EH}	1500	—	325	—	ns
4	Input Rise and Fall Time	t _r , t _f	—	100	—	30	ns
8	R/W Hold Time	t _{RWH}	10	—	10	—	ns
13	R/W Setup Time Before DS/E	t _{RWS}	200	—	80	—	ns
14	Chip Select Setup Time Before DS, WR, or RD	t _{CS}	200	—	25	—	ns
15	Chip Select Hold Time	t _{CH}	10	—	0	—	ns
18	Read Data Hold Time	t _{DHR}	10	1000	10	100	ns
21	Write Data Hold Time	t _{DHW}	100	—	0	—	ns
24	Muxed Address Valid Time to AS/ALE Fall	t _{ASL}	200	—	50	—	ns
25	Muxed Address Hold Time	t _{AHL}	100	—	20	—	ns
26	Delay Time DS/E to AS/ALE Rise	t _{ASD}	500	—	50	—	ns
27	Pulse Width, AS/ALE High	PW _{ASH}	600	—	135	—	ns
28	Delay Time, AS/ALE to DS/E Rise	t _{ASED}	500	—	60	—	ns
30	Peripheral Output Data Delay Time from DS/E or RD	t _{DDR}	1300	—	20	240	ns
31	Peripheral Data Setup Time	t _{DSW}	1500	—	200	—	ns
32	STBY Setup Time Before AS/ALE Rise	t _{SBS}	20	—	20	—	ns
33	STBY Hold Time After AS/ALE Fall	t _{SBH}	100	—	50	—	ns

NOTE: Designations E, ALE, RD, and WR Refer to signals from alternative microprocessor signals.



Note: V_{HIGH} = V_{DD} - 2.0 V, V_{LOW} = 0.8 V, for V_{DD} = 5.0 V ± 10% for outputs only.
 V_{HIGH} = 2.0 V, V_{LOW} = 0.5 V, for V_{DD} = 3.0 V for outputs only.

92CS-42693

Fig. 2 - CDP6818A bus timing.

CDP6818A





Fig. 3 - Bus read timing competitor multiplexed bus.

92CS-42694



Note: $V_{HIGH} = V_{DD} - 2.0\text{ V}$, $V_{LOW} = 0.8\text{ V}$, for $V_{DD} = 5.0\text{ V} \pm 10\%$ for outputs only.
 $V_{HIGH} = 2.0\text{ V}$, $V_{LOW} = 0.5\text{ V}$, for $V_{DD} = 3.0\text{ V}$ for outputs only.

92CS-42695


Fig. 4 - Bus write timing competitor multiplexed bus.

5
8-BIT BUS PERIPHERALS

CDP6818A

TABLE 1 - SWITCHING CHARACTERISTICS ($V_{SS} = 0 \text{ Vdc}$, $T_A = T_L \text{ to } T_H$)


CHARACTERISTIC		$V_{DD} = 3.0 \text{ Vdc}$		$V_{DD} = 5.0 \text{ Vdc} \pm 10\%$		UNITS
		MIN.	MAX.	MIN.	MAX.	
Oscillator Startup	t_{RC}	—	300	—	100	ms
Reset Pulse Width	t_{RWL}	25	—	5	—	μs
Reset Delay Time	t_{RLH}	25	—	5	—	μs
Power Sense Pulse Width	t_{PWL}	25	—	5	—	μs
Power Sense Delay Time	t_{PLH}	25	—	5	—	μs
$\overline{\text{IRQ}}$ Release from DS	t_{IRDS}	—	10	—	2	μs
$\overline{\text{IRQ}}$ Release from RESET	t_{IRR}	—	10	—	2	μs
VRT Bit Delay	t_{VRTD}	—	10	—	2	μs



NOTE: $V_{HIGH} = V_{DD} - 2.0 \text{ V}$, $V_{LOW} = 0.8 \text{ V}$, for $V_{DD} = 5.0 \text{ V} \pm 10\%$

92CS-42696

Fig. 5 - $\overline{\text{IRQ}}$ release delay.



All Outputs Except OSC2 (See Figure 10)

92CS-42697

Fig. 6 - TTL equivalent test load.

CDP6818A





Fig. 7 - Power-up.

92CS-42698



① The VRT bit is set to a "1" by reading Register d. The VRT bit can only be cleared by pulling the PS pin low (see REGISTER D (\$0D)).

92CS-42699

Fig. 8 - Conditions that clear VRT bit.

SIGNAL DESCRIPTIONS

The block diagram in Figure 1, shows the pin connection with the major internal functions of the CDP6818A Real-Time Clock plus RAM. The following paragraphs describe the function of each pin.

V_{DD}, V_{SS}

DC power is provided to the part on these two pins V_{DD} being the more positive voltage. The minimum and maximum voltages are listed in the Electrical Characteristics tables.

MOT - MOTEL

The MOT pin offers flexibility when choosing bus types. When tied to V_{DD}, Harris timing is used. When tied to V_{SS}, competitor timing is used. The MOT pin must be hardwired to the V_{DD} or V_{SS} supply and cannot be switched during operation of the CDP6818A.

OSC1, OSC2 - Time Base, Inputs

The time base for the time functions may be an external signal or the crystal oscillator. External square waves at 4.194304 MHz, 1.048576 MHz, or 32.768 KHz may be connected to OSC1 as shown in Figure 9. The internal time-base frequency to be used is chosen in Register A.

The on-chip oscillator is designed for a parallel resonant AT cut crystal at 4.194304 MHz, 1.048576 MHz or 32.768 kHz frequencies. The crystal connections are shown in Figure 10 and the crystal characteristics in Figure 11.

CKOUT - Clock Out, Output

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. A major use for CKOUT is as the input clock to the microprocessor; thereby saving the cost of a second crystal. The frequency of CKOUT depends upon the time-base frequency and the state of the CKFS pin as shown in Table 2.

CKFS - Clock Out Frequency Select, Input

When the CKFS pin is tied to V_{DD}, it causes CKOUT to be the same frequency as the time base at the OSC1 pin. When CKFS is tied to V_{SS}, CKOUT is the OSC1 time-base frequency divided by four. Table 2 summarizes the effect of CKFS.

TABLE 2 - CLOCK OUTPUT FREQUENCIES

TIME BASE (OSC1) FREQUENCY	CLOCK FREQUENCY SELECT PIN (CKFS)	CLOCK FREQUENCY OUTPUT PIN (CKOUT)
4.194304 MHz	High	4.194304 MHz
4.194304 MHz	Low	1.048576 MHz
1.048576 MHz	High	1.048576 MHz
1.048576 MHz	Low	262.144 KHz
32.768 kHz	High	32.768 kHz
32.768 KHz	Low	8.192 KHz

SQW - Square Wave, Output

The SQW pin can output a signal from one of the 15 taps provided by the 22 internal-divider stages. The frequency of the SQW may be altered by programming Register A, as shown in Table 5. The SQW signal may be turned on and off using the SQWE bit in Register B.

AD0-AD7 - Multiplexed Bidirectional Address/Data Bus

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the CDP6818A since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE at which time the CDP6818A latches the address from AD0 to AD5. Valid write data must be presented and held stable during the latter portion of the DS or WR pulses. In a read cycle, the CDP6818A outputs eight bits of data during the latter portion of the DS or RD pulses, then ceases driving the bus (returns the output drivers to the high-impedance state) when DS falls in the 6800 type or RD rises in the other case.

AS - Multiplexed Address Strobe, Input

A positive going multiplexed address strobe pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the address to be latched within the CDP6818A.

DS - Data Strobe or Read, Input

The DS pin has two interpretations via the MOTEL circuit. When emanating from a 6800 type processor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), and $\phi 2$ ($\phi 2$ clock). During read cycles, DS signifies the time that the RTC is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the Real-Time Clock puls RAM to latch the written data.

The second MOTEL interpretation of DS is that of \overline{RD} , MEMR, or $\overline{I/OR}$ emanating from the competitor type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.

R/W - Read/Write, Input


The MOTEL circuit treats the R/W pin in one of two ways. When a 6800 type processor is connected, R/W is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on R/W while DS is high, whereas a write cycle is a low on R/W during DS.

The second interpretation of R/W is as a negative write pulse, WR, MEMW, and $\overline{I/OW}$ from competitor type processors. The MOTEL circuit in this mode gives R/W pin the same meaning as the write (W) pulse on many generic RAMS.

\overline{CS} - Chip Select, Input


The chip-select (\overline{CS}) signal must be asserted (low) for a bus cycle in which the CDP6818A is to be accessed. \overline{CS} is not latched and must be stable during DS and AS (6800 type of MOTEL) and during RD and WR. Bus cycles which take place without asserting \overline{CS} cause no actions to take place within the CDP6818A. When \overline{CS} is not used, it should be grounded. (See Figure 20).

CDP6818A



92CS-42700


Fig. 9 - External time-base connection.



*32.768 kHz Only - Consult Crystal Manufacturer's Specification

92CS-42701

Fig. 10 - Crystal oscillator connection.



92CS-42702

Fig. 11 - Crystal parameters.

f_{osc}	4.194304 MHz	1.048576 MHz	32.768 kHz
RS (Maximum)	75 Ω	700 Ω	50 k
C0 (Maximum)	7 pF	5 pF	1.7 pF
C1	0.012 pF	0.008 pF	0.003 pF
Q	50 k	35 k	30 k
C_{in}/C_{out}	15-30 pF	15-40 pF	10-22 pF
R	—	—	300-470 k
R_f	10 M	10 M	22 M

IRQ - Interrupt Request, Output

The $\overline{\text{IRQ}}$ pin is an active low output of the CDP6818A that may be used as an interrupt input to a processor. The $\overline{\text{IRQ}}$ output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. To clear the $\overline{\text{IRQ}}$ pin, the processor program normally reads Register C. The $\overline{\text{RESET}}$ pin also clears pending interrupts.

When no interrupt conditions are present, the $\overline{\text{IRQ}}$ level is in the high-impedance state. Multiple interrupting devices may thus be connected to an $\overline{\text{IRQ}}$ bus with one pullup at the processor.

RESET - RESET, Input

The $\overline{\text{RESET}}$ pin does not affect the clock, calendar, or RAM functions. On powerup, the $\overline{\text{RESET}}$ pin must be held low for the specified time, t_{RLH} , in order to allow the power supply to stabilize. Figure 12 shows a typical representation of the $\overline{\text{RESET}}$ pin circuit.

When $\overline{\text{RESET}}$ is low the following occurs:

- a) Periodic Interrupt Enable (PIE) bit is cleared to zero,
- b) Alarm Interrupt Enable (AIE) bit is cleared to zero,
- c) Alarm Interrupt Enable (AIE) bit is cleared to zero,
- d) Update ended Interrupt Flag (UF) bit is cleared to zero,
- e) Interrupt Request status Flag (IRQF) bit is cleared to zero,
- f) Periodic Interrupt Flag (PF) bit is cleared to zero,
- g) The part is not accessible.
- h) Alarm Interrupt Flag (AF) bit is cleared to zero,
- i) $\overline{\text{IRQ}}$ pin is in high-impedance state, and
- j) Square Wave output Enable (SQWE) bit is cleared to zero.

STBY - Stand-by


The $\overline{\text{STBY}}$ pin, when active, prevents access to the CDP6818A making it ideal for battery back-up applications. Stand-by operation incorporates a transparent latch. After data strobe (DS) goes low (RD or WR rises), $\overline{\text{STBY}}$ is recognized as a valid signal.

The $\overline{\text{STBY}}$ signal is totally asynchronous. Its transparent latch is opened by the falling edge of DS (rising edge of RD or WR) and clocked by the rising edge of AS (ALE). Therefore, for $\overline{\text{STBY}}$ to be recognized, DS and AS should occur in pairs. When $\overline{\text{STBY}}$ goes low before the falling edge of DS (rising edge of WR or RD), the current cycle is completed at that edge and the next cycle will not be executed.

PS - Power Sense, Input

The power-sense pin is used in the control of the valid RAM and time (VRT) bit in Register D. When the PS pin is low the VRT bit is cleared to zero.

When using the VRT feature during powerup, the PS pin must be externally held low for the specified t_{PLH} time. As power is applied, the VRT bit remains low indicating that the contents of the RAM, time registers, and calendar are not guaranteed. PS must go high after powerup to allow the VRT bit to be set by a read of register D.




D1 = D2 = D3 = 1N4148 or Equivalent

Note: If the RTC is isolated from the MPU or MCU power by a diode drop, care must be taken to meet V_{in} requirements.

92CS-42703

Fig. 12 - Typical power-up delay circuit for reset.



D1 = D2 = 1N4148 or Equivalent

92CS-42704

Fig. 13 - Typical power-up delay circuit for power sense.

Power-Down Considerations

In most systems, the CDP6818A must continue to keep time when system power is removed. In such systems, a conversion from system power to an alternate power supply, usually a battery, must be made. During the transition from system to battery power, the designer of a battery backed-up RTC system must protect data integrity, minimize power consumption, and ensure hardware reliability.

The stand-by (\overline{STBY}) pin controls all bus inputs (R/\overline{W} , DS, AS, AD0-AD7) \overline{STBY} , when negated, disallows any unintended modification of the RTC data by the bus. \overline{STBY} also reduces power consumption by reducing the number of transitions seen internally.

Power consumption may be further reduced by removing resistive and capacitive loads from the clock out (CKOUT) pin and the squarewave (SQW) pin.

During and after the power source conversion, the V_{IN} maximum specification must never be exceeded. Failure to meet the V_{IN} maximum specification can cause a virtual SCR to appear which may result in excessive current drain and destruction of the part.

Address Map

Figure 14 shows the address map of the CDP6818A. The memory consists of 50 general purpose RAM bytes, 10 RAM bytes which normally contain the time, calendar, and alarm data, and four control and status bytes. All 64 bytes are directly readable and writable by the processor program except for the following: 1) Registers C and D are read only, 2) bit 7 of Register A is read only, and 3) the high-order bit of the seconds byte is read only. The contents of four control and status registers (A, B, C, and D) are described in **REGISTERS**.

Time, Calendar, and Alarm Locations

The processor program obtains time and calendar information by reading the appropriate locations. The program may initialize the time, calendar, and alarm by writing to these RAM locations. The contents of the 10 time,

calendar, and alarm bytes may be either binary or binary-coded decimal (BCD).

Before initializing the internal registers, the SET bit in Register B should be set to a "1" to prevent time/calendar updates from occurring. The program initializes the 10 locations in the selected format (binary or BCD), then indicates the format in the data mode (DM) bit of Register B. All 10 time, calendar, and alarm bytes must use the same data mode, either binary or BCD. The SET bit may now be cleared to allow updates. Once initialized the real-time clock makes all updates in the selected data mode. The data mode cannot be changed without reinitializing the 10 data bytes.

Table 3 shows the binary and BCD formats of the 10 time, calendar, and alarm locations. The 24/12 bit in Register B establishes whether the hour locations represent 1-to-12 or 0-to-23. The 24/12 bit cannot be changed without reinitializing the hour locations. When the 12-hour format is selected the high-order bit of the hours byte represent PM when it is a "1".

The time, calendar, and alarm bytes are not always accessible by the processor program. Once per second the 10 bytes are switched to the update logic to be advanced by one second and to check for an alarm condition. If any of the 10 bytes are read at this time, the data outputs are undefined. The update lockout time is 248 μ s at the 4.194304 MHz and 1.048567 MHz time bases and 1948 μ s for the 32.768 kHz time base. The Update Cycle section shows how to accommodate the update cycle in the processor program.

The three alarm bytes may be used in two ways. First, when the program inserts an alarm time in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the alarm enable bit is high. The second usage is to insert a "don't care" state in one or more of three alarm bytes. The "don't care" code is any hexadecimal byte from CO to FF. That is, the two most-significant bits of each byte, when set to "1", create a "don't care" situation. An alarm interrupt each hour is created with a "don't care" code in the hours alarm location. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minutes alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second.




Fig. 14 - Address map.

92CS-42705

TABLE 3 - TIME, CALENDAR, AND ALARM DATA MODES

ADDRESS LOCATION	FUNCTION	DECIMAL RANGE	RANGE		EXAMPLE *	
			BINARY DATA MODE	BCD DATA MODE	BINARY DATE MODE	BCD DATA MODE
0	Seconds	0-59	\$00-\$3B	\$00-\$59	15	21
1	Seconds Alarm	0-59	\$00-\$3B	\$00-\$59	15	21
2	Minutes	0-59	\$00-\$3B	\$00-\$59	3A	58
3	Minutes Alarm	0-59	\$00-\$3B	\$00-\$59	3A	58
4	Hours (12 Hour Mode)	1-12	\$01-\$0C (AM) and \$81-\$8C (PM)	\$01-\$12 (AM) and \$81-\$92 (PM)	05	05
	Hours (24 Hour Mode)	0-23	\$00-\$17	\$00-\$23	05	05
5	Hours Alarm (12 Hour Mode)	1-12	\$01-\$0C (AM) and \$81-\$8C (PM)	\$01-\$12 (AM) and \$81-\$92 (PM)	05	05
	Hours Alarm (24 Hour Mode)	0-23	\$00-\$17	\$00-\$23	05	05
6	Day of the Week Sunday = 1	1-7	\$01-\$07	\$01-\$07	05	05
7	Date of the Month	1-31	\$01-\$1F	\$01-\$31	0F	15
8	Month	1-12	\$01-\$0C	\$01-\$12	02	02
9	Year	0-99	\$00-\$63	\$00-\$99	4F	79

* Example: 5:58:21 Thursday 15 February 1979 (time is AM)

Static CMOS RAM

The 50 general purpose RAM bytes are not dedicated within the CDP6818A. They can be used by the processor program, and are fully available during the update cycle.

When time and calendar information must use battery back-up very frequently there is other non-volatile data that must be retained when main power is removed. The 50 user RAM bytes serve the need for low-power CMOS battery-backed storage, and extend the RAM available to the program.

When further CMOS RAM is needed, additional CDP6818As may be included in the system. The time/calendar functions may be disabled by holding the DV0-DV2 dividers, in Register A, in the reset state by setting the SET bit in Register B or by removing the oscillator. Holding the dividers in reset prevents interrupts or SQW output from operating while setting the SET bit allows these functions to occur. With the dividers clear, the available user RAM is extended to 59 bytes. The high-order bit of the seconds byte, bit 7 or Register A, and all bits of Register C and D cannot effectively be used as general purpose RAM.

Interrupts

The RTC plus RAM includes three separate fully automatic sources of interrupts to the processor. The alarm interrupt may be programmed to occur at rates from once-per-second to one-a-day. The periodic interrupt may be selected for rates from half-a-second to 30.517 μ s. The update-ended interrupt may be used to indicate to the program that an update cycle is completed. Each of these independent interrupt conditions are described in greater detail in other sections.

The processor program selects which interrupts, if any, it wishes to receive. Three bits in Register B enable the three interrupts. Writing a "1" to a interrupt-enable bit permits

that interrupt to be initiated when the event occurs. A "0" in the interrupt-enable bit prohibits the IRQ pin from being asserted due to the interrupt cause.

If an interrupt flag is already set when the interrupt becomes enabled, the IRQ pin is immediately activated, though the interrupt initiating the event may have occurred much earlier. Thus, there are cases where the program should clear such earlier initiated interrupts before first enabling new interrupts.

When an interrupt event occurs, a flag bit is set to a "1" in Register C. Each of the three interrupt sources have separate flag bits in Register C, which are set independent of the state of the corresponding enable bits in Register B. The flag bit may be used with or without enabling the corresponding enable bits.

In the software scanned case, the program does not enable the interrupt. The "interrupt" flag bit becomes a status bit, which the software interrogates, when it wishes. When the software detects that the flag is set, it is an indication to software that the "interrupt" event occurred since the bit was last read.

However, there is one precaution. The flag bits in Register C are cleared (record of the interrupt event is erased) when Register C is read. Double latching is included with Register C so the bits which are set are stable throughout the read cycle. All bits which are high when read by the program are cleared, and new interrupts (on any bits) are held after the read cycle. One, two or three flag bits may be found to be set when Register C is used. The program should inspect all utilized flag bits every time Register C is read to insure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interrupt-flag bit is set and the

corresponding interrupt-enable bit is also set, the \overline{IRQ} pin is asserted low. \overline{IRQ} is asserted as long as at least one of the three interrupt sources has its flag and enables bits both set. The IRQF bit in Register C is a "1" whenever the \overline{IRQ} pin is being driven low.

The processor program can determine that the RTC initiated the interrupt by reading Register C. A "1" in bit 7 (IRQF bit) indicates that one or more interrupts have been initiated by the part. The act of reading Register C clears all the then-active flag bits, plus the IRQF bit. When the program finds IRQF set, it should look at each of the individual flag bits in the same byte which have the corresponding interrupt-mask bits set and service each interrupt which is set. Again, more than one interrupt-flag bit may be set.

Divider Stages

The CDP6818A has 22 binary-divider stages following the time base as shown in Figure 1. The output of the dividers is a 1 Hz signal to the update-cycle logic. The dividers are controlled by three divider bits (DV2, DV1, and DV0) in Register A.

Divider Control

The divider-control bits have three uses, as shown in Table 4. Three usable operating time bases may be selected (4.194304 MHz, 1.048576 MHz, or 32.768 kHz). The divider chain may be held at reset, which allows precision setting of the time, when the divider is changed from reset to an operating time base, the first update cycle is one-half second later. The divider-control bits are also used to facilitate testing the CDP6818A.

Square-Wave Output Selection

Fifteen of the 22 divider taps are made available to a 1-of-15 selector as shown in Figure 1. The first purpose of selecting a divider tap is to generate a square-wave output signal at the SQW pin. The RS0-RS3 bits in Register A establish the square-wave frequency as listed in Table 5. The SQW frequency selection shares the 1-of-15 selector with periodic interrupts.

Once the frequency is selected, the output of the SQW pin may be turned on and off under program control with the square-wave output selection bits, or the SQWE output-enable bit may generate an asymmetrical waveform at the time of execution. The square-wave output pin has a number of potential uses. For example, it can serve as a frequency standard for external use, a frequency synthesizer, or could be used to generate one or more audio tones under program control.

Periodic Interrupt Selection

The periodic interrupt allows the \overline{IRQ} pin to be triggered from once every 500 ms to once every 30.517 μ s. The periodic interrupt is separate from the alarm interrupt which may be output from once per second to once per day.

Table 5 shows that the periodic interrupt rate is selected with the same Register A bits which select the square-wave frequency. Changing one also changes the other. But each function may be separately enabled so that a program could switch between the two features or use both. The SQW pin is enabled by the SQWE bit in Register B. Similarly the periodic interrupt is enabled by the PIE bit in Register B.

Periodic interrupt is usable by practically all real-time systems. It can be used to scan for all forms of inputs from contact closures to serial receive bits or bytes. It can be used in multiplexing displays or with software counters to measure inputs, create output intervals, or await the next needed software function.

Update Cycle

The CDP6818A executes an update cycle once per second, assuming one of the proper time bases is in place, the DV0-DV2 divider is not clear, and the SET bit in Register B is clear. The SET bit in the "1" state permits the program to initialize the time and calendar bytes by stopping an existing update and preventing a new one from occurring.

The primary function of the update cycle is to increment the second byte, check for overflow, increment the minutes byte when appropriate and so forth through to the year of the century byte. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code (11XXXXXX) is present in all three positions.

With a 4.194304 MHz or 1.048576 MHz time base the update cycle takes 248 μ s while a 32.768 kHz time base update cycle takes 1984 μ s. During the update cycle, the time, calendar, and alarm bytes are not accessible by the processor program. The CDP6818A protects the program from reading transitional data. This protection is provided by switching the time, calendar, and alarm portion of the RAM off the microprocessor bus during the entire update cycle. If the processor reads these RAM locations before the update is complete, the output will be undefined. The update in progress (UIP) status bit is set during the interval.

A program which randomly accesses the time and date information finds data unavailable statistically once every 4032 attempts. Three methods of accommodating nonavailability during update are usable by the program. In discussing the three methods, it is assumed that at random points user programs are able to call a subroutine to obtain the time of day.

The first method of avoiding the update cycle uses the update-ended interrupt. If enabled, an interrupt occurs after every update cycle which indicates that over 999 ms are available to read valid time and date information. During this time a display could be updated or the information could be transferred to continuously available RAM. Before leaving the interrupt service routine, the IRQF bit in Register C should be cleared.

The second method uses the update-in-progress bit (UIP) in Register A to determine if the update cycle is in progress or not. The UIP bit will pulse once per second. Statistically, the UIP bit will indicate that time and date information is unavailable once every 2032 attempts. After the UIP bit goes high, the update cycle begins 244 μ s later. Therefore, if a low is read on the UIP bit, the user has at least 244 μ s before the time/calendar data will be changed. If a "1" is read in the UIP bit, the time/calendar data may not be valid. The user should avoid interrupt service routines that would cause the time needed to reach valid time/calendar data to exceed 244 μ s.

The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in Register A is set high between the setting of the PF bit in Register C (see Figure 15). Periodic interrupts that occur at a rate of greater than $t_{BUC} + t_{UC}$ allow valid time and date information to be read at each occurrence of the periodic interrupt. The reads should be completed within $(T_{PI} \div 2) + t_{BUC}$ to ensure that data is not read during the update cycle.

To properly setup the internal counters for daylight savings time operation, the user must set the time at least two seconds before the rollover will occur. Likewise, the time must be set at least two seconds before the end of the 29th or 30th day of the month.


TABLE 4 - DIVIDER CONFIGURATIONS

TIME-BASE FREQUENCY	DIVIDER BITS REGISTER A			OPERATION MODE	DIVIDER RESET	BYPASS FIRST N-DIVIDER BITS
	DV2	DV1	DV0			
4.194304 MHz	0	0	0	Yes	—	N = 0
1.048576 MHz	0	0	1	Yes	—	N = 2
32.768 kHz	0	1	0	Yes	—	N = 7
Any	1	1	0	No	Yes	—
Any	1	1	1	No	Yes	—

Note: Other combinations of divider bits are used for test purposes only.

TABLE 5 - PERIODIC INTERRUPT RATE AND SQUARE WAVE OUTPUT FREQUENCY

SELECT BITS REGISTER A				4.194304 or 1.048576 MHz TIME BASE		32.768 kHz TIME BASE	
RS3	RS2	RS1	RS0	PERIODIC INTERRUPT RATE t_{PI}	SQW OUTPUT FREQUENCY	PERIODIC INTERRUPT RATE t_{PI}	SQW OUTPUT FREQUENCY
0	0	0	0	None	None	None	None
0	0	0	1	30.517 μ s	32.768 kHz	3.90625 ms	256 Hz
0	0	1	0	61.035 μ s	16.384 kHz	7.8125 ms	128 Hz
0	0	1	1	122.070 μ s	8.192 kHz	122.070 μ s	8.192 kHz
0	1	0	0	244.141 μ s	4.096 kHz	244.141 μ s	4.096 kHz
0	1	0	1	488.281 μ s	2.048 kHz	488.281 μ s	2.048 kHz
0	1	1	0	976.562 μ s	1.024 kHz	976.562 μ s	1.024 kHz
0	1	1	1	1.953125 ms	512 Hz	1.953125 ms	512 Hz
1	0	0	0	3.90625 ms	256 Hz	3.90625 ms	256 Hz
1	0	0	1	7.8125 ms	128 Hz	7.8125 ms	128 Hz
1	0	1	0	15.625 ms	64 Hz	15.625 ms	64 Hz
1	0	1	1	31.25 ms	32 Hz	31.25 ms	32 Hz
1	1	0	0	62.5 ms	16 Hz	62.5 ms	16 Hz
1	1	0	1	125 ms	8 Hz	125 ms	8 Hz
1	1	1	0	250 ms	4 Hz	250 ms	4 Hz
1	1	1	1	500 ms	2 Hz	500 ms	2 Hz



t_{PI} = Periodic Interrupt Time Interval (500 ms, 250 ms, 125 ms, 62.5 ms, etc. per Table 5)
 t_{UC} = Update Cycle Time (248 μ s or 1984 μ s)
 t_{BUC} = Delay Time Before Update Cycle (244 μ s)

92CS-42706

Fig. 15 - Update-ended and periodic interrupt relationship.

REGISTERS

The CDP6818A has four registers which are accessible to the processor program. The four registers are also fully accessible during the update cycle.

REGISTER A (\$0A)

MSB							LSB	Read/ Write Register except UIP
b7	b6	b5	b4	b3	b2	b1	b0	
UIP	DV2	DV1	DV0	RS3	RS2	RS1	RS0	

UIP

The update in progress (UIP) bit is a status flag that may be monitored by the program. When UIP is a "1", the update cycle is in progress or will soon begin. When UIP is a "0", the update cycle is not in progress and will not be for at least 244 μ s (for all time bases). This is detailed in Table 6. The time, calendar, and alarm information in RAM is fully available to the program when the UIP bit is zero — it is not in transition. The UIP bit is read-only bit, and is not affected by Reset. Writing the SET bit in Register B to a "1" inhibits any update cycle and then clears the UIP status bit.

TABLE 6 - UPDATE CYCLE TIMES

UIP BIT	TIME BASE (OSC1)	UPDATE CYCLE TIME (t_{uc})	MINIMUM TIME BEFORE UPDATE CYCLE (t_{buc})
1	4.194304 MHz	248 μ s	—
1	1.048576 MHz	248 μ s	—
1	32.768 kHz	1984 μ s	—
0	4.194304 MHz	—	244 μ s
0	1.048576 MHz	—	244 μ s
0	32.768 kHz	—	244 μ s

DV2, DV1, DV0

Three bits are used to permit the program to select various conditions of the 22-stage divider chain. The divider selection bits identify which of the three time-base frequencies is in use. Table 4 shows that time bases of 4.194304 MHz, 1.048576 MHz, and 32.768 kHz may be used. The divider selection bits are also used to reset the divider chain. When the time/calendar is first initialized, the program may start the divider at the precise time stored in the RAM. When the divider reset is removed, the first update cycle begins one-half second later. These three read/write bits are not affected by RESET.

RS3, RS2, RS1, RS0

The four rate selection bits select one of 15 tapes on the 22-stage divider, or disable the divider output. The tap selected may be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The program may do one of the following: 1) enable the interrupt with the PIE bit, 2) enable the SQW output pin with the SQWE bit, 3) enable both at the same time at the same rate, or 4) enable neither. Table 5 lists the periodic interrupt rates and the square-wave frequencies that may be chosen with the RS bits. These four bits are read/write bits which are not affected by RESET.

REGISTER B (\$0B)

MSB							LSB	Read/ Write Register
b7	b6	b5	b4	b3	b2	b1	b0	
SET	PIE	AIE	UIE	SQWE	DM	24/12	DSE	

SET

When the SET bit is a "0", the update cycle functions normally by advancing the counts once-per-second. When the SET bit is written to a "1", any update cycle in progress is aborted and the program may initialize the time and calendar bytes without an update occurring in the midst of initializing. SET is a read/write bit which is not modified by RESET or internal functions of the CDP6818A.

PIE

The periodic interrupt enable (PIE) bit is a read/write bit which allows the periodic-interrupt flag (PF) bit in Register C to cause the \overline{IRQ} pin to be driven low. A program writes a "1" to the PIE bit in order to receive periodic interrupts at the rate specified by the RS3, RS2, RS1, and RS0 bits in Register A. A zero in PIE blocks \overline{IRQ} from being initiated by a periodic interrupt, but the periodic flag (PF) bit is still set at the periodic rate. PIE is not modified by an internal CDP6818A functions, but is cleared to "0" by a RESET.

AIE

The alarm interrupt enable (AIE) bit is a read/write bit which when set to a "1" permits the alarm flag (AF) bit in Register C to assert \overline{IRQ} . An alarm interrupt occurs for each second that the three times bytes equal the three alarm bytes (including a "don't care" alarm code by binary 11XXXXX). When the AIE bit is a "0", the AF bit does not initiate an \overline{IRQ} signal. The RESET pin clears AIE to "0". The internal functions do not affect the AIE bit.

UIE

The UIE (update-ended interrupt enable) bit is a read/write bit which enables the update-end flag (UF) bit in Register C to assert \overline{IRQ} . The RESET pin going low or the SET bit going high clears the UIE bit.

SQWE

When the square-wave enable (SQWE) bit is set to a "1" by the program, a square-wave signal at the frequency specified in the rate selection bits (RS3 to RS0) appears on the SQW pin. When the SQWE bit is set to a zero the SQW pin is held low. The state of SQWE is cleared by the RESET pin. SQWE is a read/write bit.

DM

The data mode (DM) bit indicates whether time and calendar updates are to use binary or BCD formats. The DM bit is written by the processor program and may be read by the program, but is not modified by any internal functions or RESET. A "1" in DM signifies binary data, while a "0" in DM specifies binary-coded-decimal (BCD) data.

24/12

The 24/12 control bit establishes the format of the hours bytes as either the 24-hour mode (a "1") or the 12-hour mode (a "0"). This is a read/write bit, which is affected only by software.

5
8-BIT BUS PERIPHERALS

DSE

The daylight savings enable (DSE) bit is a read/write bit which allows the program to enable two special updates (when DSE is a "1"). On the last Sunday in April the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a "0". DSE is not changed by any internal operations or reset.

REGISTER C (\$0C)

MSB							LSB	Read-Only Register
b7	b6	b5	b4	b3	b2	b1	b0	
IRQF	PF	AF	UF	0	0	0	0	

IRQF

The interrupt request flag (IRQF) is set to a "1" when one or more of the following are true:

PF=PIE="1"

AF=AIE="1"

UF=UIE="1"

i.e., $IRQF = PF \cdot PIE + AF \cdot AIE + UF \cdot UIE$

Any time the IRQF bit is a "1", the \overline{IRQ} pin is driven low. All flag bits are cleared after Register C is read by the program or when the RESET pin is low.

PF

The periodic interrupt flag (PF) is a read-only bit which is set to a "1" when a particular edge is detected on the selected tap of the divider chain. The RS3 to RS0 bits establish the periodic rate. PF is set to a "1" independent of the state of the PIE bit. PF being a "1" initiates an \overline{IRQ} signal and sets the IRQF bit when PIE is also a "1". The PF bit is cleared by a RESET or a software read of Register C.

AF

A "1" in the AF (alarm interrupt flag) bit indicates that the current time has matched the alarm time. A "1" in the AF causes the \overline{IRQ} pin to go low, and a "1" to appear in the IRQF bit, when the AIE bit also is a "1". A RESET or a read of Register C clears AF.

UF

The update-ended interrupt flag (UF) bit is set after each update cycle. When the UIE bit is a "1", the "1" in UF causes the IRQF bit to be a "1", asserting \overline{IRQ} . UF is cleared by a Register C read or a RESET.

b3 to b0

The unused bits of Status Register 1 are read as "0's". They can not be written.

REGISTER D (\$0D)

MSB						LSB		Read-Only Register
b7	b6	b5	b4	b3	b2	b1	b0	
VRT	0	0	0	0	0	0	0	

VRT

The valid RAM and time (VRT) bit indicates the condition of the contents of the RAM, provided the power sense (PS) pin is satisfactorily connected. A "0" appears in the VRT bit when the power-sense pin is low. The processor program can set the VRT bit when the time and calendar are initialized to indicate that the RAM and time are valid. The VRT is a read only bit which is not modified by the RESET pin. The VRT bit can only be set by reading Register D.

b6 to b0

The remaining bits of Register D are unused. They cannot be written, but are always read as "0's."

TYPICAL INTERFACING

The CDP6818A is best suited for use with microprocessors which generate an address-then-data multiplexed bus. Figures 16 and 17 show typical interfaces to bus-compatible processors. These interfaces assume that the address decoding can be done quickly. However, if standard metalgate CMOS gates are used, the CS setup time may be violated. Figure 18 illustrates an alternative method of chip selection which will accommodate such slower decoding.

The CDP6818A can be interfaced to single-chip microcomputers (MCU) by using eleven port lines as shown in Figure 19. Non-multiplexed bus microprocessors can be interfaced with additional support.

There is one method of using the multiplexed bus CDP6818A with non-multiplexed bus processors. The interface uses available bus control signals to multiplex the address and data bus together.

An example using either the MC6800, MC6802, MC6808, or MC6809 microprocessor is shown in Figure 20. When the CDP6818A is I/O mapped as shown in Figure 19 and 20, the AS and DS inputs should be left in a low state when the part is not being accessed. Refer to the STBY pin description for the conditions which must be met before STBY can be recognized.

Figure 21 illustrates the subroutines which may be used for data transfers in a non-multiplexed system. The subroutines should be entered with the registers containing the following data:

Accumulator A: The address of the RTC to be accessed.

Accumulator B: Write: The data to be written.

Read: The data read from the RTC.

The RTC is mapped to two consecutive memory locations — RTC and RTC + 1 as shown in Figure 20.

CDP6818A




Fig. 16 - CDP6818A interfaced with Motorola compatible multiplexed bus microprocessors.






Fig. 17 - CDP6818A interfaced with competitor compatible multiplexed bus microprocessors.

CDP6818A



92CS-42709

Fig. 18 - CDP6818A interfaced with CDP6805E2 CMOS multiplexed microprocessor with slow addressing decoding.



*NOTE: \overline{CS} can be controlled by a port pin (if available).

92CS-42710

Fig. 19 - CDP6818A interfaced with the ports of A typical single chip microcomputer.

CDP6818A




Fig. 20 - CDP6818A interfaced with Motorola Processors.

92CS-42723

READ	STA	RTC	Generate AS and Latch Data from ACCA
	LDAB	RTC + 1	Generate DS and Get Data
	RTS		
WRITE	STA	RTC	Generate AS and Latch Data from ACCA
	STAB	RTC + 1	Generate DS and Store Data
	RTS		

Fig. 21 - Subroutine for reading and writing the CDP6818A with a non-multiplexed bus.

January 1991

CMOS Parallel Interface

Features

- 24 Individual Programmed I/O Pins
- MOTEL Circuit for Bus Compatibility With Many Microprocessors
- Multiplexed Bus Compatible With CDP6805E2 and Competitive Microprocessors
- Data Direction Registers for Ports A, B and C
- Reset Input to Clear Interrupts and Initialize Internal Registers
- Four Port C I/O Pins May Be Used as Control Lines
 - ▶ Four Interrupt Inputs
 - ▶ Input Byte Latch
 - ▶ Output Pulse
 - ▶ Handshake Activity
- 15 Registers Addressed as Memory Locations
- Handshake Control Logic for Input and Output Peripheral Operation
- Interrupt Output Pin
- 3V to 5.5V Operating V_{DD}

Description


The CDP6823 CMOS parallel interface (CPI) provides a universal means of interfacing external signals with the CDP6805E2 CMOS microprocessor and other multiplexed bus microprocessors. The unique MOTEL circuit on chip allows direct interfacing to most industry CMOS microprocessors, as well as many NMOS MPUs.

The CDP6823 CPI includes three bidirectional 8-bit ports or 24 I/O pins. Each I/O line may be separately established as an input or an output under program control via data direction registers associated with each port. Using the bit change and test instructions of the CDP6805E2, each individual I/O pin can be separately accessed. All port registers are read/write bytes to accommodate read-modify-write instructions.

The CDP6823 is supplied in a 40 lead hermetic dual-in-line sidebraced ceramic package (D suffix), in a 40 lead dual-in-line plastic package (E suffix) and in a 44 lead plastic chip carrier package (Q suffix).

The CDP6823 is equivalent to and is a direct replacement for the industry type MC146823.

Block Diagram




Pinouts

PACKAGE TYPES D AND E TOP VIEW

PC2	1	40	V_{DD}
PC1	2	39	PC3
PC0	3	38	PC4/CA1
PA0	4	37	PC5/CA2
PA1	5	36	PC6/CB1
PA2	6	35	PC7/CB2
PA3	7	34	PB0
PA4	8	33	PB1
PA5	9	32	PB2
PA6	10	31	PB3
PA7	11	30	PB4
AD0	12	29	PB5
AD1	13	28	PB6
AD2	14	27	PB7
AD3	15	26	IRG
AD4	16	25	RESET
AD5	17	24	DS
AD6	18	23	R/W
AD7	19	22	AS
V_{SS}	20	21	CE

PACKAGE TYPE Q



CDP6823

MAXIMUM RATINGS (Voltages reference to V_{SS})

Ratings	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3 to +8	V
All Input Voltages	V _{in}	V _{SS} -0.5 to V _{DD} +0.5	V
Current Drain per Pin Excluding V _{DD} and V _{SS}	I	10	mA
Operating Temperature Range	T _A	-40 to +85	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C


THERMAL CHARACTERISTICS

Characteristics	Symbol	Value	Unit
Thermal Resistance Ceramic Dual-In-Line	θ _{JA}	50	°C/W
Plastic Dual-In-Line		100	
Plastic Chip-Carrier		70	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}. Leakage currents are reduced and reliability of operation is enhanced if unused inputs are tied to an appropriate logic level (e.g., either V_{SS} or V_{DD}).

DC ELECTRICAL CHARACTERISTICS (V_{DD}=5 Vdc ± 10%, V_{SS}=0 Vdc, T_A=0°C to 70°C, unless otherwise noted)

Parameter	Symbol	Min	Max	Unit
Output Voltage (I _{Load} ≤ 10 μA)	V _{OL} V _{OH}	- V _{DD} -0.1	0.1 -	V
Output High Voltage (I _{Load} = -1.6 mA) AD0-AD7 (I _{Load} = -0.2 mA) PA0-PA7, PC0-PC7 (I _{Load} = -0.36 mA) PB0-PB7	V _{OH} V _{OH} V _{OH}	4.1 4.1 4.1	V _{DD} V _{DD} V _{DD}	V
Output Low Voltage (I _{Load} = 1.6 mA) AD0-AD7, PB0-PB7 (I _{Load} = 0.8 mA) PA0-PA7, PC0-PC7 (I _{Load} = 1 mA) \overline{IRQ}	V _{OL} V _{OL} V _{OL}	V _{SS} V _{SS} V _{SS}	0.4 0.4 0.4	V
Input High Voltage, AD0-AD7, AS, DS, R/ \overline{W} , \overline{CE} , PA0-PA7, PB0-PB7, PC0-PC7 RESET	V _{IH} V _{IH}	V _{DD} -2.0 V _{DD} -0.8	V _{DD} V _{DD}	V
Input Low Voltage (All Inputs)	V _{IL}	V _{SS}	0.8	V
Quiescent Current - No dc Loads (All Ports Programmed as Inputs, All Inputs = V _{DD} - 0.2 V)	I _{DD}	-	160	μA
Total Supply Current (All Ports Programmed as Inputs, CE = V _{IL} , t _{cyc} = 1 μs)	I _{DD}	-	3	mA
Input Current, CE, AS, R/ \overline{W} , DS, RESET	I _{in}	-	±1	μA
Hi-Z State Leakage, AD0-AD7, PA0-PA7, PB0-PB7, PC0-PC7	I _{TSL}	-	±10	μA



Pin	R1	R2	C
AD0-AD7	2.55k	2k	130 pF
PA0-PA7, PC0-PC7	2.2k	4.32k	50 pF
PB0-PB7	11.5k	2.1k	50 pF





Fig. 2 - Equivalent test loads.

CDP6823

BUS TIMING ($V_{DD}=5\text{ Vdc} \pm 10\%$, $V_{SS}=0\text{ Vdc}$, $T_A=0^\circ\text{ to }70^\circ\text{C}$, unless otherwise noted)

Ident. Number	Characteristics	Symbol	Min	Max	Unit
1	Cycle Time	t_{cyc}	1000	dc	ns
2	Pulse Width, DS/E Low or RD/WR High	PW_{EL}	300	—	ns
3	Pulse Width, DS/E High or RD/WR Low	PW_{EH}	325	—	ns
4	Input Rise and Fall Time	t_r, t_f	—	30	ns
8	R/ \bar{W} Hold Time	t_{RWH}	10	—	ns
13	R/ \bar{W} and \bar{CE} Setup Time Before DS/E	t_{RWS}	25	—	ns
15	Chip Enable Hold Time	t_{CH}	0	—	ns
18	Read Data Hold Time	t_{DHR}	10	100	ns
21	Write Data Hold Time	t_{DHW}	0	—	ns
24	Muxed Address Valid Time to AS/ALE Fall	t_{ASL}	25	—	ns
25	Muxed Address Hold Time	t_{AHL}	20	—	ns
26	Delay Time DS/E to AS/ALE Rise	t_{ASD}	60	—	ns
27	Pulse Width, AS/ALE High	PW_{ASH}	170	—	ns
28	Delay Time, AS/ALE to DS/E Rise	t_{ASED}	60	—	ns
30	Peripheral Output Data Delay Time from DS/E or \bar{RD}	t_{DDR}	20	240	ns
31	Peripheral Data Setup Time	t_{DSW}	220	—	ns

NOTE: Designations E, ALE, \bar{RD} , and \bar{WR} refer to signals from alternative microprocessor signals.



NOTE: $V_{HIGH}=V_{DD}-2\text{ V}$, $V_{LOW}=0.8\text{ V}$, for $V_{DD}=5\text{ V} \pm 10\%$

Fig. 3 - Bus timing diagram.

CDP6823





Fig. 4 - Bus READ timing competitor multiplexed bus.



NOTE: $V_{HIGH} = V_{DD} - 2V$, $V_{LOW} = 0.8V$, for $V_{DD} = 5V \pm 10\%$

Fig. 5 - Bus WRITE timing competitor multiplexed bus.

CDP6823

CONTROL TIMING ($V_{DD} = 5.0V_{dc} \pm 10\%$, $V_{SS} = 0V_{dc}$, $T_A = 0^{\circ}C$ to $70^{\circ}C$)

PARAMETER	SYMBOL	MIN	MAX	UNIT
Interrupt Response (Input Modes 1 and 3)	t_{IRQR}	-	1.0	μs
Delay, CA1 (CB1) Active Transition to CA2 (CB2) High (Output Mode 0)	t_{C2}	-	1.0	μs
Delay, CA2 Transition from Positive Edge of AS (Output Modes 0 and 1)	t_{A2}	-	1.0	μs
Delay, CD2 Transition from Negative Edge of AS (Output Modes 0 and 1)	t_{B2}	-	1.0	μs
CA2/CB2 Pulse Width (Output Mode 1)	t_{PW}	0.5	1.5	μs
Delay, V_{DD} Rise to \overline{RESET} High	t_{RLH}	1.0	-	μs
Pulse Width, \overline{RESET}	t_{RW}	1.0	-	μs




Fig. 6 - Control timing diagrams.

GENERAL DESCRIPTION

The CDP6823, CMOS parallel interface (CPI), contains 24 individual bidirectional I/O lines configured in three 8-bit ports. The 15 internal registers, which control the mode of operation and contain the status of the port pins, are accessed via an 8-bit multiplexed address/data bus. The lower four address bits (AD0-AD3) of the multiplexed address bus determine which register is to be accessed (see Register Address Map shown below). The four address bits (AD4, AD5, AD6, and AD7) must be separately decoded to position this memory map within each 256-byte address space available via the 8-bit multiplexed address bus. For more detailed information, refer to **REGISTER DESCRIPTION**.

REGISTER ADDRESS MAP

0	Port A Data, Clear CA1 Interrupt	P1DA
1	Port A Data, Clear CA2 Interrupt	P2DA
2	Port A Data	PDA
3	Port B Data	PDB
4	Port C Data	PDC
5	Not Used	-
6	Data Direction Register for Port A	DDRA
7	Data Direction Register for Port B	DDRB
8	Data Direction Register for Port C	DDRC
9	Control Register for Port A	CRA
A	Control Register for Port B	CRB
B	Pin Function Select Register for Port C	FSR
C	Port B Data, Clear CB1 Interrupt	P1DB
D	Port B Data, Clear CB2 Interrupt	P2DB
E	Handshake/Interrupt Status Register	HSR
F	Handshake Over-Run Warning Register	HWR

The CPI is implemented with the MOTEL circuit which allows direct interface with either of the two major multiplexed microprocessor bus types. A detailed description of the MOTEL circuit is provided in the **MOTEL** section.

Three data direction registers (DDRs), one for each port, determine which pins are outputs and which are inputs. A logic zero on a DDR bit configures its associated pin as an input; and a logic one configures the pin as an output. Upon reset, the DDrs are cleared to logic zero to configure all port pins as inputs.

Actual port data may be read or written via the port data registers (PDA, PDB, and PDC). Ports A and B each have two additional data registers (P1DA and P2DA - P1DB and P2DB) which are used to clear the associated handshake/interrupt status register bits (HSA1 and HSA2 - HSB1 and HSB2), respectively. Port A may also be configured as an 8-bit latch when used with CA1. Reset has no effect on the contents of the port data registers. Users are advised to initialize the port data registers before changing any port pin to an output.

Four pins on port C (PC4/CA1, PC5/CA2, PC6/CB1, and PC7/CB2) may additionally be programmed as handshake lines for ports A and B via the port C function select register (FSR). Both ports A and B have one input-only line and one bidirectional handshake line each associated with them. The handshake lines may be programmed to perform a variety of tasks such as interrupt requests, setting flags, latching data, and data transfer requests and/or acknowledgments. The handshake functions are programmed via control registers A and B (CRA and CRB). Additional information may be found in **PIN DESCRIPTIONS**, **REGISTER DESCRIPTION**, or **HANDSHAKE OPERATION**.

MOTEL

The MOTEL circuit is a concept that permits the CDP6823 to be directly interfaced with different types of multiplexed bus microprocessors without any additional external logic. For a more detailed description of the multiplexed bus, see **MULTIPLEXED BIDIRECTIONAL ADDRESS/DATA BUS (AD0-AD7)**. Most multiplexed microprocessors use one of two synchronous buses to interface peripherals. An industry standard bus structure is now available.

The MOTEL circuit is built into peripheral and memory ICs to permit direct connection to either type of bus. The MOTEL concept is shown logically in Fig. 7.

The microprocessor type is automatically selected by the MOTEL circuit through latching the state of the DS/RD pin with AS/ALE. Since DS is always low during AS and RD is always high during ALE, the latch automatically indicates with which type microprocessor bus it is interfaced.




Fig. 7 - Functional diagram of MOTEL circuit.

5
8-BIT BUS PERIPHERALS

PIN DESCRIPTION

The following paragraphs contain a brief description of the input and output pins. References (if applicable) are given to other paragraphs that contain more detail about the function being performed.

Multiplexed Bidirectional Address/Data Bus (AD0-AD7)

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion of the bus cycle for data. Address-then-data multiplexing does not slow the access time of the CDP6823 since the bus reversal from address to data is occurring during the internal register access time.

The address must be valid t_{ASL} prior to the fall of AS/ALE at which time the CDP6823 latches the address present on the AD0-AD3 pins. Valid write data must be presented and held stable during the latter portion of the DS or \overline{WR} pulses. In a read cycle, the CDP6823 outputs eight bits of data during the latter portion of the DS or \overline{RD} pulses, then ceases driving the bus (returns the output drivers to high impedance) t_{DHR} hold time after DS falls in this case of MOTEL or \overline{RD} rises in the other case.

Address Strobe (AS)

The address strobe input pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the addresses AD0-AD3 to be latched within the CDP6823. The automatic MOTEL circuit in the CDP6823 also latches the state of the DS pin with the falling edge of AS or ALE.

Data Strobe or Read (DS)

The DS input pin has two interpretations via the MOTEL circuit. When generated by a Motorola microprocessor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), or $\phi 2$ ($\phi 2$ clock). During read cycles, DS or \overline{RD} signifies the time that the CPI is to drive the bidirectional bus. In write cycles, the trailing edge of DS or rising edge of \overline{WR} causes the parallel interface to latch the written data present on the bidirectional bus.

The second MOTEL interpretation of DS is that of \overline{RD} , \overline{MEMR} , or $\overline{T/OR}$ originating from a competitor-type micro processor. In this case, DS identifies the time period when the parallel interface drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.

The MOTEL circuit, within the CDP6823, latches the state of the DS pin on the falling edge of AS/ALE. When the mode of MOTEL is desired DS must be low during AS/ALE, which is the case with the multiplexed bus microprocessors. To insure the competitor mode of MOTEL, the DS pin must remain high during the time AS/ALE is high.

Read/Write (R/ \overline{W})

The MOTEL circuit treats the R/ \overline{W} input pin in one of two ways. The microprocessor is connected, R/ \overline{W} is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on R/ \overline{W} while DS is high, whereas a write cycle is a low on R/ \overline{W} while DS is high.

The second interpretation of R/ \overline{W} is as a negative write pulse, \overline{WR} , \overline{MEMW} , and $\overline{T/OW}$ from competitor-type micro processors. The MOTEL circuit in this mode gives the R/ \overline{W} pin the same meaning as the write (\overline{W}) pulse on many generic RAMs.

Chip Enable (\overline{CE})

The \overline{CE} input signal must be asserted (low) for the bus cycle in which the CDP6823 is to be accessed. \overline{CE} is not latched and must be stable prior to and during DS (in the 6805 mode of MOTEL) and prior to and during \overline{RD} and \overline{WR} (in the competitor mode of MOTEL). Bus cycles which take place without asserting \overline{CE} cause no actions to take place within the CDP6823. When \overline{CE} is high, the multiplexed bus output is in a high-impedance state.

When \overline{CE} is high, all data, DS, and R/ \overline{W} inputs from the microprocessor are disconnected within the CDP6823. This permits the CDP6823 to be isolated from a powered-down microprocessor.

Reset (\overline{RESET})

The \overline{RESET} input pin is an active-low line that is used to restore all register bits, except the port data register bits, to logical zeros. After reset, all port lines are configured as inputs and no interrupt or handshake lines are enabled.

Interrupt Request (\overline{IRQ})

The \overline{IRQ} output line is an open-drain active-low signal that may be used to interrupt the microprocessor with a service request. The "open-drain" output allows this and other interrupt request lines to be wire ORed with a pullup resistor. The \overline{IRQ} line is low when bit 7 of the status register is high. Bit 7 (IRQF) of the handshake/interrupt status register (HSR) is set if any enabled handshake transition occurs; and its associated control register bit is set to allow interrupts. Refer to **INTERRUPT DESCRIPTION** or **HANDSHAKE OPERATION** for additional information.

Port A, Bidirectional I/O Lines (PA0-PA7)

Each line of port A, PA0-PA7, is individually programmable as either an input or output via its data direction register (DDRA). An I/O pin is an input when its corresponding DDR bit is a logic zero and an output when the DDR bit is a logic one. See Fig. 8 for typical I/O circuitry and Table 1 for I/O operation.

TABLE 1 — PORT DATA REGISTER ACCESSES (ALL PORTS)

R/ \overline{W}	DDR Bit	Results
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

There are three data registers associated with port A: PDA, P1DA, and P2DA. P1DA and P2DA are accessed when certain handshake activity is desired. See **HANDSHAKE OPERATION** for more information.

Data written to the port A data register, PDA, is latched into the port A output latch regardless of the state of the DDRA. Data written to P1DA or P2DA is ignored and has no effect upon the output data latch or the I/O lines. An MPU read of port bits programmed as outputs reflect the last value written to the PDA register. Port A pins programmed as inputs may be latched via the handshake line PC4/CA1 (see




Fig. 8 - Typical port I/O circuitry.

HANDSHAKE OPERATION) and latched input data may be read via any of the three port A data registers. If the port A input latch feature is not enabled, an MPU read of any port A data register reflects the current status of the port A input pins if the corresponding DDRA bits equal zero. Reset has no effect upon the contents of the port A data register; however, all pins will be placed in the input mode (all DDRA bits forced to equal zero) and all handshake lines will be disabled.

Port B Bidirectional I/O Lines (PB0-PB7)

Each line of port B, PB0-PB7, is individually programmable as either an input or an output via its data direction register (DDRB). An I/O pin is an input when its corresponding DDR bit is a logic zero and an output when the DDR bit is a logic one.

There are three data registers associated with port B: PDB, P1DB, and P2DB. PDB is used for simple port B data reads and writes. P1DB and P2DB are accessed when certain handshake activity is desired. See **HANDSHAKE OPERATION** for more information.

Data written to PDB or P1DB data register is latched into the port B output latch regardless of the state of the DDRB. An MPU read of port bits programmed as outputs reflect the last value written to a port B data register. An MPU read of any port B register reflects the current status of the input pins whose DDRB bits equal zero. Reset has no effect upon the contents of the port B data register; however, all pins will be placed in the input mode (all DDRB bits forced to equal zero) and all handshake lines will be disabled.

Port C, Bidirectional I/O Lines (PC0-PC3)

Each line of port C, PC0-PC3, is individually programmable as either an input or an output via its data direction register (DDRC). An I/O pin is an input when its corresponding DDR bit is a logic zero and an output when the DDR bit is a logic one. Port C data register (PDC) is used for simple port C data reads and writes.

Data written into PDC is latched into the port C data latch regardless of the state of the DDRC. An MPU read of port C bits programmed as outputs reflect the last value written to the PDC register. An MPU read of the port C register reflects

the current status of the corresponding input pins whose DDRC bits equal zero. Reset has no effect upon the contents of the port C data register; however, all pins will be placed in the input mode (all DDRC bits forced to equal zero) and all handshake lines will be disabled.

Port C Bidirectional I/O Line or Port A Input Handshake Line (PC4/CA1)

This line may be programmed as either a simple port C I/O line or as a handshake line for port A via the port C function select register (FSR). If programmed as a port C I/O pin, PC4/CA1 performs as described in the PC0-PC3 pin description. If programmed as a port A handshake line, PC4/CA1 performs as described in **HANDSHAKE OPERATION**.

Port C Bidirectional I/O Line or Port A Bidirectional Handshake Line (PC5/CA2)

This line may be programmed as either a simple port C I/O line or as a handshake line for port A via the port C function select register (FSR). If programmed as a port C I/O pin, PC5/CA2 performs as described in the PC0-PC3 pin description. If programmed as a port A handshake line, PC5/CA2 performs as described in **HANDSHAKE OPERATION**.

Port C Bidirectional I/O Line or Port B Input Handshake Line (PC6/CB1)

This line may be programmed as either a simple port C I/O line or as a handshake line for port B via the port C function select register (FSR). If programmed as a port C I/O pin, PC6/CB1 performs as described in the PC0-PC3 pin description. If programmed as a port B handshake line, PC6/CB1 performs as described in **HANDSHAKE OPERATION**.

Port C Bidirectional I/O Line or Port B Bidirectional Handshake Line (PC7/CB2)

This line may be programmed as either a simple port C I/O line or as a handshake line for port B via the port C function select register (FSR). If programmed as a port C I/O line, PC7/CB2 performs as described in the PC0-PC3 pin description. If programmed as a port B handshake line, PC7/CB2 performs as described in **HANDSHAKE OPERATION**.

5
8-BIT BUS PERIPHERALS

HANDSHAKE OPERATION

Up to four port C pins can be configured as handshake lines for ports A and B (one input-only and one bidirectional line for each port) via the port C function select register (FSR). The direction of data flow for the two bidirectional handshake lines (CA2 and CB2) is determined by bits 5 and 7, respectively, of the port C data direction register (DDRC). Actual handshake operation is defined by the appropriate port control register (CRA or CRB).

The control registers allow each handshake line to be programmed to operate in one of four modes. CA2 and CB2 each have four input and four output modes. For detailed information, see Tables 2 and 3.

A summary of the handshake modes is given in the input and output sections that follow. All handshake activity is disabled by reset.

Input

Handshake lines programmed as inputs operate in any of

four different modes as defined by the control registers (see Table 2). A bit in the handshake/interrupt status register (HSR) is set to a logic one on an active transition of any handshake line programmed as an input. Modes 0 and 1 define a negative transition as active; modes 2 and 3 define a positive transition as active. If modes 1 or 3 are selected on any input handshake line then the active transition of that line results in the IRQF bit of the HSR being set to a logic one and causes the interrupt line (IRQ) to go low. IRQ is released by clearing the HSR bits that are input handshake lines which have interrupts enabled.

If an active transition occurs while the associated HSR bit is set to a logic one, the corresponding bit in the handshake warning register (HWR) is set to a logic one indicating that service of at least one active transition was missed. An HWR bit is cleared to a logic zero by first accessing the appropriate port data register, to clear the appropriate HSR status bit, followed by a read of the HWR.

TABLE 2 — INPUT HANDSHAKE MODES

Mode	Control Register Bits*	Active Edge	Status Bit In HSR	IRQ Pin
0	00	– Edge	Set high on active edge.	Disabled
1	01	– Edge	Set high on active edge.	Goes low when corresponding status flag in HSR goes high.
2	10	+ Edge	Set high on active edge.	Disabled
3	11	+ Edge	Set high on active edge.	Goes low when corresponding status flag in HSR goes high.

* Cleared to logic zero on reset.

TABLE 3 — OUTPUT HANDSHAKE LINES (CA2 AND CB2 ONLY)

Mode	Control Register CRA(B) Bits 3 and 4*	Handshake Line Set High	Handshake Line Cleared Low	Default Level
0	00	Handshake set high on active transition of CA1 input. Handshake set high on active transition of CB1 input.	Read of P1DA or a read of P2DA while HSA1 is cleared. Write of port B P1DB or write of P2DB while HSB1 is cleared.	High
1	01	High on the first positive (negative) transition of AS while CA2 (CB2) is low.	Low on the first positive (negative) transition on AS following a read (write) of port A(B) data registers P1DA(B) or P2DA(B).	High
2	10	Never	Always	Low
3	11	Always	Never	High

* Cleared to logic zero on reset.

Input Latch

Port A input-only handshake line (PC4/CA1) can be programmed to function as a latch enable for port A input data via CA1 LE (bit 2 of CRA). If CA1 LE is programmed to a logic one, an active transition of PC4/CA1 will latch the current status of the port A input pins into all three port A data registers (PDA, P1DA, and P2DA). When CA1 LE is enabled, port A and PC4/CA1 function as an 8-bit transparent latch; that is, if the HSA1 bit in the HSR is a logic zero then a read of any port A register reflects the current state of the port A input pins and corresponding bits of the output data latch for port A output pins. If HSA1 is a logic one, a read of any port A data register reflects the state of the port A input pins when HSA1 was set and the corresponding bits of the port A output data latch for port A output pins.

Further transitions of PC4/CA1 result only in setting the HWA1 bit in the HWR and do not relatch data into the port A registers. Latched data is released only by clearing HSA1 in the HSR to a logic zero (HSA1 is cleared by reading P1DA).

Output

Each bidirectional handshake line programmed as an output by the DDRC operates in one of four modes as described in Table 3. Modes 2 and 3 force the output handshake line to reflect the state of bit 4 in the appropriate control register.

In modes 0 and 1, PC5/CA2 is forced low during the cycle following a read of P1DA or a read of P2DA while HSA1 is cleared. PC7/CB2 is forced low during the cycle following a write to P1DB or a write to P2DB while HSB1 is cleared. Because of these differences, port A is the preferred input port and port B is the preferred output port.

In mode 0, PC5/CA2 (PC7/CB2) is set high by an active transition of PC4/CA1 (PC6/CB1). In mode 1, PC5/CA2 (PC7/CB2) is set high in the cycle following the cycle in which PC5/CA2 (PC7/CB2) goes low. Mode 1 forces a low-going pulse on PC5/CA2 (PC7/CB2) following a read (write) of P1DA (P1DB) or P2DA (P2DB) that is approximately one cycle time wide.

When entering an output handshake mode for the first time after a reset, the handshake line outputs the default level as listed in Table 3.

INTERRUPT DESCRIPTION

The CDP6823 allows an MPU interrupt request (IRQ low) via the input handshake lines. The input handshake line, operating in modes 1 or 3 as defined by the control registers (CRA and CRB), causes \overline{TRQ} to go low when IRQF (interrupt flag) in the HSR is set to a logic one. \overline{TRQ} is released when IRQF is cleared. See **Handshake/Interrupt Status Register** under **REGISTER DESCRIPTION** for additional information.

REGISTER DESCRIPTION

The CDP6823 has 15 registers (see Fig. 1) which define the mode of operation and status of the port pins. The following paragraphs describe these registers.

Register Names:

- Control Register A (CRA)
- Control Register B (CRB)

Register Addresses:

- \$9 (CRA)
- \$A (CRB)

Register Bits:

	7	6	5	4	3	2	1	0
\$9	X	X	X	CA2 Mode	CA1 LE	CA1 Mode		
\$A	X	X	X	CB2 Mode		X	CB1 Mode	

Purpose:

These two registers control the handshake and interrupt activity for those pins defined as handshake lines by the port C function select register (FSR).

Description:

CA2 and CB2 are programmed as inputs or outputs via the associated DDRC bits. Each handshake line is controlled by two mode bits. Bit 2 of CRA enables the Port A latch for an active CA1 transition. Table 2 describes the input handshake modes (CA1, CB1, CA2, CB2) and Table 3 describes the output handshake modes for CA2 and CB2.

Register Names:

- Port A Data Registers (PDA, P1DA, P2DA)

Register Addresses:

- \$2 (PDA), \$0 (P1DA), \$1 (P2DA)

Register Bits:

7	6	5	4	3	2	1	0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Purpose:

These three registers serve different purposes. PDA is used to read input data and latch data written to the port A output pins. P1DA and P2DA are used to read input data and to affect handshake and status activity for PC4/CA1 and PC5/CA2. If enabled, port A input data may be latched into the three port A data registers on an active PC4/CA1 transition as described in **HANDSHAKE OPERATION**.

CDP6823

Description:

Data written into PDA is latched into the port A output latch (see Fig. 3) regardless of the state of DDRA. Output pins, as defined by DDRA, assume the logic levels of the corresponding bits in the PDA output latch. The PDA output latch allows the user to read the state of the port A output data. If the input latch is not enabled, a read of any port A data register reflects the current state of the port A input pins as defined by DDRA and the contents of the output latch for output pins. Writes into P1DA or P2DA have no effect upon the output pins or the output data latch. Users are recommended to initialize the port A output latch before changing any pin to an output via the DDRA.

MPU accesses of P1DA or P2DA are primarily used to affect handshake and status activity. A summary of the effects on the status and warning bits of port A data register accesses is given in Table 4. For more information, see **HANDSHAKE OPERATION** and **Control Register A (CRA)** under **REGISTER DESCRIPTION**. Reset has no effect upon the contents of any port A data register.

Register Names:

Port B Data Registers (PDB, P1DB, P2DB)

Register Addresses:

\$3 (PDB), \$C (P1DB), \$D (P2DB)

Register Bits:

7	6	5	4	3	2	1	0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Purpose:

These three registers serve different purposes. The Port B data registers are used to read input data and to latch data written to the port B output pins. Writes to PDB and P1DB affect the contents of the output data latch while writes to P2DB do not affect the output data latch. P1DB and P2DB accesses additionally affect handshake and status activity for PC6/CB1 and PC7/CB2.

Description:

Data written into PDB and P1DB port B registers is latched into the port B output latch (see Fig. 3) regardless of the state of DDRB. Output pins, as defined by DDRB, assume the logic levels of the corresponding bits in the port B output latch. Reads of any port B data registers reflect the contents of the output data latch for output pins and the current state of the input pins (as determined by DDRB). Users are recommended to initialize the port B output latch before changing any pin to an output via the DDRB.

MPU accesses of P1DB or P2DB are primarily used to affect handshake and status activity. A summary of the effects on status and warning register bits of port B data register accesses is given in Table 5. For more information, see **HANDSHAKE OPERATION** or **Control Register B (CRB)** under **REGISTER DESCRIPTION**. Reset has no effect upon the contents of any port B data register.

TABLE 4 — SUMMARY OF EFFECTS ON HANDSHAKE STATUS, WARNING BITS, AND OUTPUT LATCH BY PORT A DATA REGISTER ACCESSES

Register Accessed	HSR Bit	HWR Bit	Handshake Reaction	Output Latch	
				Read	Write
PDA	None	None	None	Yes	Yes
P1DA	HSA1 cleared to a logic zero.	HWA1 loaded into buffer latch.	CA2 goes low if output modes 0 or 1 are selected in the CRA.	Yes	No
P2DA	HSA2 cleared to a logic zero.	HWA2 loaded into buffer latch.	CA2 goes low if output modes 0 or 1 are selected in the CRA.	Yes	No

TABLE 5 — SUMMARY OF EFFECTS ON HANDSHAKE STATUS, WARNING BITS, AND OUTPUT LATCH BY PORT B DATA REGISTER ACCESSES

Register Accessed	HSR Bit	HWR Bit	Handshake Reaction	Output Latch	
				Read	Write
PDB	None	None	None	Yes	Yes
P1DB	HSB1 cleared to a logic zero.	HWB1 loaded into buffer latch.	CB2 goes low if output modes 0 or 1 are selected in the CRB.	Yes	Yes
P2DB	HSB2 cleared to a logic zero.	HWA2 loaded into buffer latch.	CB2 goes low if output modes 0 or 1 are selected in CRB.	Yes	No

Register Name:

Port C Data Register (PDC)

Register Address:

\$4

Register Bits:

7	6	5	4	3	2	1	0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Purpose:

The port C data register (PDC) is used to read input data and to latch data written to the output pins.

Description:

Data is written into the port C output latch (see Fig. 3) regardless of the state of DDR_C. Any port C pin defined as a handshake line by the port C function select register (FSR) is not affected by PDC. Output pins, as defined by DDR_C, assume logic levels of the corresponding bits in the port C output latch. A read of PDC reflects the contents of the output latch for output pins and the current state of the input pins (as reflected in the DDR_C). Reset has no effect upon the contents of PDC. Users are recommended to initialize the port C output data latch before changing any pin to an output via the DDR_C.

Register Name:

Data Direction Register for Port A (B) (C)

Register Address:

\$6 (\$7) (\$8)

Register Bits:

7	6	5	4	3	2	1	0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Purpose:

Each of the three data direction registers (DDRA, DDRB, and DDRC) define the direction of data flow of the port pins for ports A, B, and C.

Description:

A logic zero in a DDR bit places the corresponding port pin in the input mode. A logic one in a DDR bit places the corresponding pin in the output mode. Any port C pins defined as bidirectional handshake lines also use the port C DDR (DDRC). Input-only handshake lines are not affected by DDRC. Reset clears all DDR bits to logic zero configuring all port pins as inputs. The DDRs have no write-inhibit control over the port data output latches. Data may be written to the port data registers even though the pins are configured as inputs.

Register Name:

Port C Pin Function Select Register (FSR)

Register Address:

\$B

Register Bits:

7	6	5	4	3	2	1	0
CFB2	CFB1	CFA2	CFA1	XX	XX	XX	XX

Purpose:

The port C pin function select register defines whether the multifunction port C pins are to operate as "normal" port C lines or as handshake lines.

Description:

A logic zero in any FSR bit defines the corresponding port C pin as a "normal" I/O pin. A logic one in any valid FSR bit defines the corresponding port C pin as a handshake line. Pins defined as handshake lines function according to the contents of control register A (CRA) or control register B (CRB). The port C data direction register (DDRC) is valid regardless of FSR contents for all pins except PC4/CA1 and PC6/CB1. Transitions on port C pins not defined as handshake pins do not effect the handshake/interrupt status register. Reset clears all FSR bits to a logic zero. Users are recommended to initialize the data direction and control registers before modifying the FSR.

Register Name:

Handshake/Interrupt Status Register (HSR)

Register Address:

\$E

Register Bits:

7	6	5	4	3	2	1	0
IRQF	XX	XX	XX	HSB2	HSA2	HSB1	HSA1

Purpose:

The handshake interrupt status register is a read-only flag register that may be used during a polling routine to determine if any enabled input handshake transition, as defined by the control register (CRA and CRB), has occurred.

Description:

If an enabled input handshake transition occurs then the appropriate HSR bit (HSB2, HSA2, HSB1, or HSA1) is set. The IRQ flag bit (bit 7, IRQF) is set when one or more of the HSR bits 0-3 and their corresponding control register bits are set to a logic one as shown in the following equation:

$$\text{Bit 7} = \text{IRQF} = [\text{HSB2} \bullet \text{CRB2}(3)] + [\text{HSA2} \bullet \text{CRA2}(3)] + [\text{HSB1} \bullet \text{CRB1}(0)] + [\text{HSA1} \bullet \text{CRA1}(0)]$$

The numbers in () indicate which bit in the control register enables the interrupt.

Handshake/interrupt status register bits are cleared by accessing the appropriate port data register. The following table lists the HSR bit and the port data register that must be accessed to clear the bit.

To Clear HSR Bit	Access Register
HSB2	P2DB
HSA2	P2DA
HSB1	P1DB
HSA1	P1DA

Reset clears all handshake/interrupt status register bits to a logic zero.

5
8-BIT BUS PERIPHERALS

CDP6823

Register Name:

Handshake Warning Register (HWR)

Register Address:

\$F

Register Bits:

7	6	5	4	3	2	1	0
XX	XX	XX	XX	HWB2	HWA2	HWB1	HWA1

Purpose:

The warning register is a read-only flag register that may be used to determine if a second attempt to set a handshake/interrupt status register bit has been made before the original had been serviced.

Description:

Each bit in the handshake/interrupt status register, except IRQF, has a corresponding bit in the handshake warning register. If an attempt is made to set a bit in the handshake/interrupt status register that is already set, then the corresponding bit in the handshake warning register is also set. An attempt is the occurrence of any enabled input handshake transition as defined by the control registers.

A handshake warning register bit is cleared by first reading the appropriate data register then reading the handshake warning register. Reading the data register (either P1DA, P2DA, P1DB, or P2DB) loads a buffer latch with the proper bit in the handshake warning register (HWA1, HWA2, HWB1, and HWB2, respectively). The next read of the handshake warning register clears the appropriate bit

without affecting the other three handshake warning register bits. The upper four bits, HWR4-HWR7, always read as logic zeros. If a port data register is not read before reading the handshake warning register, then the handshake warning register bits will remain unaffected. Reset clears all HWR bits to a logic zero.

Recommended status register handling sequence:

1. Read status register (User determines which if any enabled handshake transition occurred)
2. Read/write port data indicated by latches appropriate warning status register (Clears associated status bit and registers bit in the buffer latch)
3. Read warning register (Latched warning bit is cleared and the remaining bits are unaffected)

TYPICAL INTERFACING

The CDP6823 is best suited for use with microprocessors which generate an address-then-data-multiplexed bus. Fig. 9 shows the CDP6823 in a typical CMOS system that uses the CDP6805E2 CMOS MPU. Other multiplexed microprocessors can be used as easily.

A single-chip microcomputer (MCU) may be interfaced with 11 port lines as shown in Fig. 10. This interface also requires some software overhead to gain up to 13 additional I/O lines and the CDP6823 handshake lines.




Fig. 9 - A typical CMOS microprocessor system.

CDP6823




Fig. 10 - CDP6823 interfaced with the ports of a typical single-chip microprocessor.

November 1994


CMOS Asynchronous Communications Interface Adapter (ACIA) with MOTEL Bus

Features

- Compatible With 8-Bit Microprocessors
- Multiplexed Address/Data Bus (MOTEL Bus)
- Full Duplex Operation With Buffered Receiver and Transmitter
- Data Set/Modem Control Functions
- Internal Baud Rate Generator with 15 Programmable Baud Rates (50 to 19,200)
- Operates at Baud Rates Up to 250,000 Via Proper Crystal or Clock Selection
- Program-Selectable Internally or Externally Controlled Receiver Rate
- Programmable Word Lengths, Number of Stop Bits, and Parity Bit Generation and Detection
- Programmable Interrupt Control
- Program Reset
- Program-Selectable Serial Echo Mode
- Two Chip Selects
- One Chip Enable
- Single 3V to 6V Power Supply
- Full TTL Compatibility
- 4MHz or 1MHz Operation
(CDP6853-4, CDP6853, Respectively)

Pinout

PACKAGE TYPES D AND E
TOP VIEW



Description

The CDP6853 Asynchronous Communications Interface Adapter (ACIA) provides an easily implemented, program controlled interface between 8 bit microprocessor-based systems and serial communication data sets and modems.

The CDP6853 has an internal baud rate generator. This feature eliminates the need for multiple component support circuits, a crystal being the only other part required. The Transmitter baud rate can be selected under program control to be either 1 of 15 different rates from 50 to 19,200 baud, or at 1/16 times an external clock rate. The Receiver baud rate may be selected under program control to be either the Transmitter rate, or at 1/16 times an external clock rate. The CDP6853 has programmable word lengths of 5, 6, 7, or 8 bits; even, odd, or no parity; 1, 1½, or 2 stop bits.

The CDP6853 is designed for maximum programmed control from the CPU, to simplify hardware implementation. Three separate registers permit the CPU to easily select the CDP6853 operating modes and data checking parameters and determine operational status.

The Command Register controls parity, receiver echo mode, transmitter interrupt control, the state of the RTS line, receiver interrupt control, and the state of the DTR line.

The Control Register controls the number of stop bits, word length, receiver clock source, and baud rate.

The Status Register indicates the states of the \overline{IRQ} , \overline{DSR} , and \overline{DCD} lines, Transmitter and Receiver Data Registers, and Overrun, Framing and Parity Error conditions.

The Transmitter and Receiver Data Registers are used for temporary data storage by the CDP6853 Transmit and Receiver circuits.

The MOTEL Bus allows interfacing to 6805 and 8085 type multiplexed address data bus.

The CDP6853, CDP6853-2, and CDP6853-4 are capable of interfacing with microprocessors with cycle times of 1MHz, 2MHz, and 4MHz, respectively.

The CDP6853 is supplied in 28 lead, hermetic, dual-in-line sidebraced ceramic (D suffix) and in 28 lead, dual-in-line plastic (E suffix) packages.

CDP6853

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}) (Voltage referenced to V_{SS} terminal)	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V_{DD} +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D)	500 mW
For $T_A = +100$ to 125°C (PACKAGE TYPE D)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$	100 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE D	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E	-40 to $+85^\circ\text{C}$
STORAGE-TEMPERATURE RANGE (T_{stg})	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS at $T_A = -40^\circ$ to $+85^\circ\text{C}$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	3	6	V
Input Voltage Range	V_{SS}	V_{DD}	

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40^\circ$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 5\%$

CHARACTERISTIC		LIMITS			UNITS
		Min.	Typ.	Max.	
Quiescent Device Current	I_{DD}	—	50	200	μA
Output Low Current (Sinking): $V_{OL} = 0.4\text{ V}$ (D0-D7, TxD, RxC, RTS, DTR, IRQ)	I_{OL}	1.6	—	—	mA
Output High Current (Sourcing): $V_{OH} = 4.6\text{ V}$ (D0-D7, TxD, RxC, RTS, DTR)	I_{OH}	-1.6	—	—	mA
Output Low Voltage: $I_{LOAD} = 1.6\text{ mA}$ (D0-D7, TxD, RxC, RTS, DTR, IRQ)	V_{OL}	—	—	0.4	V
Output High Voltage: $I_{LOAD} = -1.6\text{ mA}$ (D0-D7, TxD, RxC, RTS, DTR)	V_{OH}	4.6	—	—	V
Input Low Voltage	V_{IL}	V_{SS}	—	0.8	V
Input High Voltage (Except XTLI and XTLO) (XTLI and XTLO)	V_{IH}	2 3	— —	V_{DD} V_{DD}	V
Input Leakage Current: $V_{IN} = 0$ to 5 V (R/W, RES, CS0, CS1, CE, DS, AS, CTS, RxD, DCD, DSR)	I_{IN}	—	—	± 1	μA
Input Leakage Current for High Impedance State (D0-D7)	I_{TSI}	—	—	± 1.2	μA
Output Leakage Current (off state): $V_{OUT} = 5\text{ V}$ (IRQ)	I_{OFF}	—	—	2	μA
Input Capacitance (except XTLI and XTLO)	C_{IN}	—	—	10	pF
Output Capacitance	C_{OUT}	—	—	10	pF

5
8-BIT BUS PERIPHERALS

CDP6853 INTERFACE REQUIREMENTS

This section describes the interface requirements for the CDP6853 ACIA. Fig. 1 is the Interface Diagram and the Terminal Diagram shows the pin-out configuration for the CDP6853.




Fig. 1 - CDP6853 interface diagram.

MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

RES (Reset) (4)

During system initialization a low on the \overline{RES} input will cause a hardware reset to occur. The Command Register and the Control Register will be cleared. The Status Register will be cleared with the exception of the indications of Data Set Ready and Data Carrier Detect, which are externally controlled by the DSR and DCD lines, and the transmitter Empty bit, which will be set. A hardware reset is required after power-up.

R/W (Read/Write) (1)

The MOTEL circuit treats the $\overline{R/W}$ pin in one of two ways. When a 6805 type processor is connected, $\overline{R/W}$ is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on $\overline{R/W}$ while DS is high, whereas a write cycle is a low on $\overline{R/W}$ during DS.

The second interpretation of $\overline{R/W}$ is as a negative write pulse, \overline{WR} , \overline{MEMW} , and $\overline{I/Ow}$ from competitor type processors. The MOTEL circuit in this mode gives $\overline{R/W}$ pin the same meaning as the write (W) pulse on many generic RAMs.

IRQ (Interrupt Request) (26)

The \overline{IRQ} pin is an interrupt output from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common \overline{IRQ} microprocessor input. Normally a high level, \overline{IRQ} goes low when an interrupt occurs.

D2-D7 (Data Bus) (20-25)

The D2-D7 pins are the eight data lines used to transfer data between the processor and the CDP6853. These lines are bi-directional and are normally high-impedance except during Read cycles when the CDP6853 is selected.

CE, CS0, CS1 (Chip Selects) (2,3,13)

The two chip select and the one chip enable inputs are normally connected to the processor address lines either directly or through decoders. The CDP6853 is selected when CS0 is high, CS1 is low, and CE is high.

AD0, AD1 (Multiplexed Bidirectional Address/Data Bits) (18,19)

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the CDP6853 since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE at which time the CDP6853 latches the address from AD0 to AD1. Valid write data must be presented and held stable during the latter portion of the DS or \overline{WR} pulses. In a read cycle, the CDP6853 outputs 8 bits of data during the latter portion of the DS or \overline{RD} pulses, then ceases driving the bus (returns the output drivers to three-state) when DS falls in this case of MOTEL or \overline{RD} rises in the other case. The following table shows internal register select coding:

TABLE I

AD1	AD0	Write	Read
0	0	Transmit Data Register	Receiver Data Register
0	1	Programmed Reset (Data is "Don't Care")	Status Register
1	0	Command Register	
1	1	Control Register	

Only the Command and Control registers are read/write. The Programmed Reset operation does not cause any data transfer, but is used to clear bits 4 through 0 in the Command register and bit 2 in the Status register. The Control Register is unchanged by a Programmed Reset. It should be noted that the Programmed Reset is slightly different from the Hardware Reset (RES); these differences are shown in Figs. 4, 5, and 6.

ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

XTLI, XTLO (Crystal Pins) (6,7)

These pins are normally directly connected to the external crystal (1.8432 MHz) used to derive the various baud rates (see "Generation of Non-Standard Baud Rates"). Alternatively, an externally generated clock may be used to drive the XTLI pin, in which case the XTLO pin must float. XTLI is the input pin for the transmit clock.

TxD (Transmit Data) (10)

The TxD output line is used to transfer serial NRZ (nonreturn-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected or under control of an external clock. This selection is made by programming the Control Register.

CDP6853 INTERFACE REQUIREMENTS (Cont'd)

RxD (Receive Data) (12)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or under the control of an externally generated receiver clock. The selection is made by programming the Control Register.

RxC (Receive Clock) (5)

The RxC is a bi-directional pin which serves as either the receiver 16x clock input or the receiver 16x clock output. The latter mode results if the internal baud rate generator is selected for receiver data clocking.

RTS (Request to Send) (8)

The RTS output pin is used to control the modem from the processor. The state of the RTS pin is determined by the contents of the Command Register.

CTS (Clear to Send) (9)

The CTS input pin is used to control the transmitter operation. The enable state is with CTS low. The transmitter is automatically disabled if CTS is high.

DTR (Data Terminal Ready) (11)

This output pin is used to indicate the status of the CDP6853 to the modem. A low on DTR indicates the CDP6853 is enabled, a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

DSR (Data Set Ready) (17)

The DSR input pin is used to indicate to the CDP6853 the status of the modem. A low indicates the "ready" state and a high, "not-ready".

DCD (Data Carrier Detect) (16)

The DCD input pin is used to indicate to the CDP6853 the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not.

DS (Data Strobe or Read) (27)

The DS pin has two interpretations via the MOTEL circuit. When emanating from a 6800 type processor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), and $\phi 2$ ($\phi 2$ clock). During read cycles, DS signifies the time that the ACIA is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the ACIA to latch the written data.

The second MOTEL interpretation of DS is that of RD, MEMR, or I/OR emanating from an 8085 type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.

The MOTEL circuit, within the CDP6853 latches the state of the DS pin on the falling edge of AS/ALE. When the 6800 mode of MOTEL is desired DS must be low during AS/ALE, which is the case with the CDP6805 family of multiplexed bus processors. To insure the 8085 mode of MOTEL, the DS pin must remain high during the time AS/ALE is high.

AS (Multiplexed Address Strobe) (15)

A positive-going multiplexed address strobe pulse serves to demultiplex AD0 and AD1. The falling edge of AS or ALE causes the address to be latched within the CDP6853. The automatic MOTEL circuitry in the CDP6853 also latches the state of the DS pin with the falling edge of AS or ALE.

MOTEL

The MOTEL circuit is a new concept that permits the CDP6853 to be directly interfaced with many types of microprocessors. No external logic is needed to adapt to the differences in bus control signals from common multiplexed bus microprocessors.

Practically all microprocessors interface with one of two synchronous bus structures.

The MOTEL circuit is built into peripheral and memory ICs to permit direct connection to either type of bus. An industry-standard bus structure is now available. The MOTEL concept is shown logically in Fig. 2.

MOTEL selects one of two interpretations of two pins. In the 6805 case, DS and R/W are gated together to produce the internal read enable. The internal write enable is a similar gating of the inverse of R/W. With 8085 Family buses, the inversion of RD and WR create functionally identical internal read and write enable signals.

The CDP6853 automatically selects the processor type by using AS/ALE to latch the state of the DS/RD pin. Since DS is always low and RD is always high during AS and ALE, the latch automatically indicates which processor type is connected.




Fig. 2 - Functional diagram of MOTEL circuit.

5
8-BIT BUS PERIPHERALS

CDP6853 INTERNAL ORGANIZATION

This section provides a functional description of the CDP6853. A block diagram of the CDP6853 is presented in Fig. 3.




Fig. 3 - Internal organization.

DATA BUS BUFFERS

The Data Bus Buffer interfaces the system data lines to the internal data bus. The Data Bus Buffer is bi-directional. When the R/W line is high and the chip is selected, the Data Bus Buffer passes the data to the system data lines from the CDP6853 internal data bus. When the R/W line is low and the chip is selected, the Data Bus Buffer writes the data from the system data bus to the internal data bus.

INTERRUPT LOGIC

The Interrupt Logic will cause the \overline{IRQ} line to the microprocessor to go low when conditions are met that require the attention of the microprocessor. The conditions which can cause an interrupt will set bit 7 and the appropriate bit of bits 3 through 6 in the Status Register if enabled. Bits 5 and 6 correspond to the Data Carrier Detect (DCD) logic and the Data Set Ready (DSR) logic. Bits 3 and 4 correspond to the Receiver Data Register full and the Transmitter Data Register empty conditions. These conditions can cause an interrupt request if enabled by the Command Register.

I/O CONTROL

The I/O Control Logic controls the selection of internal registers in preparation for a data transfer on the internal data bus and the direction of the transfer to or from the register.

The registers are selected by the Register Select and Chip Select and Read/Write lines as described in Table I, previously.

TIMING AND CONTROL

The Timing and Control logic controls the timing of data transfers on the internal data bus and the registers, the Data

Bus Buffer, and the microprocessor data bus, and the hardware reset features.

Timing is controlled by the system $\phi 2$ clock input. The chip will perform data transfers to or from the microcomputer data bus during the $\phi 2$ high period when selected.

All registers will be initialized by the Timing and Control Logic when the Reset (RES) line goes low. See the individual register description for the state of the registers following a hardware reset.

TRANSMITTER AND RECEIVER DATA REGISTERS

These registers are used as temporary data storage for the CDP6853 Transmit and Receive Circuits. Both the Transmitter and Receiver are selected by a Register Select 0 (RS0) and Register Select 1 (RS1) low condition. The Read/Write line determines which actually uses the internal data bus; the Transmitter Data Register is write only and the Receiver Data Register is read only.

Bit 0 is the first bit to be transmitted from the Transmitter Data Register (least significant bit first). The higher order bits follow in order. Unused bits in this register are "don't care".

The Receiver Data Register holds the first received data bit in bit 0 (least significant bit first). Unused high-order bits are "0". Parity bits are not contained in the Receiver Data Register. They are stripped off after being used for parity checking.

STATUS REGISTER

Fig. 4 indicates the format of the CDP6853 Status Register. A description of each status bit follows.

CDP6853 INTERNAL ORGANIZATION (Cont'd)




Fig. 4 - Status register format.

Receiver Data Register Full (Bit 3)

This bit goes to a "1" when the CDP6853 transfers data from the Receiver Shift Register to the Receiver Data Register, and goes to a "0" when the processor reads the Receiver Data Register.

Transmitter Data Register Empty (Bit 4)

This bit goes to a "1" when the CDP6853 transfers data from the Transmitter Data Register to the Transmitter Shift Register, and goes to a "0" when the processor writes new data onto the Transmitter Data Register.

Data Carrier Detect (Bit 5) and Data Set Ready (Bit 6)

These bits reflect the levels of the \overline{DCD} and \overline{DSR} inputs to the CDP6853. A "0" indicates a low level (true condition) and a "1" indicates a high (false). Whenever either of these inputs change state, an immediate processor interrupt occurs, unless the CDP6853 is disabled (bit 0 of the Command Register is a "0"). When the interrupt occurs, the status bits will indicate the levels of the inputs immediately after the change of state occurred. Subsequent level changes will not affect the status bits until the Status Register is interrogated by the processor. At that time, another interrupt will immediately occur and the status bits will reflect the new input levels.

Framing Error (Bit 1), Overrun (2), and Parity Error (Bit 0)

None of these bits causes a processor interrupt to occur, but they are normally checked at the time the Receiver Data Register is read so that the validity of the data can be verified.

Interrupt (Bit 7)

This bit goes to a "0" when the Status Register has been read by the processor, and goes to a "1" whenever any kind of interrupt occurs.

CONTROL REGISTER

The Control Register selects the desired transmitter baud rate, receiver clock source, word length, and the number of stop bits.

Selected Baud Rate (Bits 0,1,2,3)

These bits, set by the processor, select the Transmitter baud rate, which can be at 1/16 an external clock rate or one of 15 other rates controlled by the internal baud rate generator as shown in Fig. 5.




Fig. 5 - CDP6853 control register.

Receiver Clock Source (Bit 4)

This bit controls the clock source to the Receiver. A "0" causes the Receiver to operate at a baud rate of 1/16 an external clock. A "1" causes the Receiver to operate at the same baud rate as is selected for the transmitter as shown in Fig. 5.

Word Length (Bits 5,6)

These bits determine the word length to be used (5, 6, 7 or 8 bits). Fig. 5 shows the configuration for each number of bits desired.

Stop Bit Number (Bit 7)

This bit determines the number of stop bits used. A "0" always indicates one stop bit. A "1" indicates 1 1/2 stop bits if the word length is 5 with no parity selected, 1 stop bit if the word length is 8 with parity selected, and 2 stop bits in all other configurations.

5
8-BIT BUS PERIPHERALS

CDP6853 INTERNAL ORGANIZATION (Cont'd)

COMMAND REGISTER

The Command Register controls specific modes and functions (Fig. 6).

Data Terminal Ready (Bit 0)

This bit enables all selected interrupts and controls the state of the Data Terminal Ready (DTR) line. A "0" indicates the microcomputer system is not ready by setting the DTR line high. A "1" indicates the microcomputer system is ready by setting the DTR line low. When the DTR bit is set to a "0", the receiver and transmitter are both disabled.

Receiver Interrupt Control (Bit 1)

This bit disables the Receiver from generating an interrupt when set to a "1". The Receiver interrupt is enabled when this bit is set to a "0" and Bit 0 is set to a "1".

Transmitter Interrupt Control (Bits 2,3)

These bits control the state of the Ready to Send (RTS) line and the Transmitter interrupt. Fig. 6 shows the various configurations of the RTS line and Transmit Interrupt bit settings.

Receiver Echo Mode (Bit 4)

This bit enables the Receiver Echo Mode. Bits 2 and 3 must also be zero. In the Receiver Echo Mode, the Transmitter returns each transmission received by the Receiver delayed by 1/2 bit time. A "1" enables the Receiver Echo Mode. A "0" bit disables the mode.

Parity Mode Enable (Bit 5)

This bit enables parity bit generation and checking. A "0" disables parity bit generation by the Transmitter and parity bit checking by the Receiver. A "1" bit enables generation and checking of parity bits.

Parity Mode Control (Bits 6,7)

These bits determine the type of parity generated by the Transmitter, (even, odd, mark or space) and the type of parity check done by the Receiver (even, odd, or no check). Fig. 6 shows the possible bit configurations for the Parity Mode Control bits.

TRANSMITTER AND RECEIVER

Bits 0-3 of the Control Register select divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the transmitter, then RxC becomes an output and can be used to slave other circuits to the CDP6853. Fig. 7 shows the transmitter and Receiver layout.





Fig. 7 - Transmitter receiver clock circuits.



* BITS 2 AND 3 MUST BE ZERO FOR RECEIVER ECHO MODE. RTS WILL BE LOW.

92CM-36790R1

Fig. 6 - CDP6853 command register.

CDP6853 OPERATION (Cont'd)

TRANSMITTER AND RECEIVER OPERATION

Continuous Data Transmit (Fig. 8)

In the normal operating mode, the processor interrupt (IRQ) is used to signal when the CDP6853 is ready to accept the next data word to be transmitted. This interrupt occurs at the beginning of the Start Bit. When the processor reads

the Status Register of the CDP6853, the interrupt is cleared. The processor must then identify that the Transmit Data Register is ready to be loaded and must then load it with the next data word. This must occur before the end of the Stop Bit, otherwise a continuous "MARK" will be transmitted.




Fig. 8 - Continuous data transmit.

Continuous Data Receive (Fig. 9)

Similar to the above case, the normal mode is to generate a processor interrupt when the CDP6853 has received a full

data word. This occurs at about the 8/16 point through the Stop Bit. The processor must read the Status Register and read the data word before the next interrupt, otherwise the Overrun condition occurs.




Fig. 9 - Continuous data receive.

5
8-BIT BUS PERIPHERALS

CDP6853 OPERATION (Cont'd)

Transmit Data Register Not Loaded By Processor (Fig. 10)

If the processor is unable to load the Transmit Data Register in the allocated time, then the TxD line will go to the "MARK" condition until the data is loaded. IRQ interrupts

continue to occur at the same rate as previously, except no data is transmitted. When the processor finally loads new data, a Start Bit immediately occurs, the data word transmission is started, and another interrupt is initiated, signaling for the next data word.




Fig. 10 - Transmit data register not loaded by processor.

Effect of CTS on Transmitter (Fig. 11)

CTS is the Clear-to-Send Signal generated by the modem. It is normally low (True State) but may go high in the event of some modem problems. When this occurs, the TxD line immediately goes to the "MARK" condition. Interrupts

continue at the same rate, but the Status Register does not indicate that the Transmit Data Register is empty. Since there is no status bit for CTS, the processor must deduce that CTS has gone to the FALSE (high) state. This is covered later. CTS is a transmit control line only, and has no effect on the CDP6853 Receiver Operation.




Fig. 11 - Effect of CTS on transmitter.

CDP6853 OPERATION (Cont'd)

Effect of Overrun on Receiver (Fig. 12)

If the processor does not read the Receiver Data Register in the allocated time, then, when the following interrupt occurs, the new data word is not transferred to the Receiver

Data Register, but the Overrun status bit is set. Thus, the Data Register will contain the last valid data word received and all following data is lost.




Fig. 12 - Effect of overrun on receiver.

Echo Mode Timing (Fig. 13)

In Echo Mode, the TxD line re-transmits the data on the RxD line, delayed by 1/2 of the bit time.




Fig. 13 - Echo mode timing.

CDP6853 OPERATION (Cont'd)

Effect of $\overline{\text{CTS}}$ on Echo Mode Operation (Fig. 14)

See "Effect of $\overline{\text{CTS}}$ on Transmitter" for the effect of $\overline{\text{CTS}}$ on the Transmitter. Receiver operation is unaffected by $\overline{\text{CTS}}$, so, in Echo Mode, the Transmitter is affected in the same

way as "Effect of $\overline{\text{CTS}}$ on Transmitter". In this case, however, the processor interrupts signify that the Receiver Data Register is full, so the processor has no way of knowing that the Transmitter has ceased to echo.




Fig. 14 - Effect of $\overline{\text{CTS}}$ on echo mode.

Overrun in Echo Mode (Fig. 15)

If Overrun occurs in Echo Mode, the Receiver is affected the same way as described in "Effect of Overrun on Receiver".

For the re-transmitted data, when overrun occurs, the Tx D line goes to the "MARK" condition until the first Start Bit after the Receiver Data Register is read by the processor.




Fig. 15 - Overrun in echo mode.

CDP6853 OPERATION (Cont'd)

Framing Error (Fig. 16)

Framing Error is caused by the absence of Stop Bit(s) on received data. The status bit is set when the processor

interrupt occurs. Subsequent data words are tested for Framing Error separately, so the status bit will always reflect the last data word received.




Fig. 16 - Framing error.

Effect of DCD on Receiver (Fig. 17)

DCD is a modem output used to indicate the status of the carrier-frequency-detection circuit of the modem. This line goes high for a loss of carrier. Normally, when this occurs, the modem will stop transmitting data (RxD) on the CDP6853 some time later. The CDP6853 will cause a processor interrupt whenever DCD changes state and will indicate this

condition via the Status Register.

Once such a change of state occurs, subsequent transitions will not cause interrupts or changes in the Status Register until the first interrupt is serviced. When the Status Register is read by the processor, the CDP6853 automatically checks the level of the DCD line, and if it has changed, another interrupt occurs.




Fig. 17 - Effect of DCD on receiver.

CDP6853 OPERATION (Cont'd)

Timing with 1½ Stop Bits (Fig. 18)

It is possible to select 1½ Stop Bits, but this occurs only for

5-bit data words with no parity bit. In this case, the processor interrupt for Receiver Data Register Full occurs halfway through the trailing half-Stop Bit.




Fig. 18 - Timing with 1-1/2 stop bits.

Transmit Continuous "BREAK" (Fig. 19)

This mode is selected via the CDP6853 Command Register and causes the Transmitter to send continuous "BREAK" characters after both the transmitter and transmitter-holding registers have been emptied.

When the Command Register is programmed back to normal transmit mode, a Stop Bit is generated and normal transmission continues.




Fig. 19 - Transmit continuous "BREAK".

Receive Continuous "BREAK" (Fig. 20)

In the event the modem transmits continuous "BREAK"

characters, the CDP6853 will terminate receiving. Reception will resume only after a Stop Bit is encountered by the CDP6853.




Fig. 20 - Receive continuous "BREAK".

CDP6853 OPERATION (Cont'd)

STATUS REGISTER OPERATION

Because of the special functions of the various status bits, there is a suggested sequence for checking them. When an interrupt occurs, the CDP6853 should be interrogated, as follows:

1. Read Status Register
This operation automatically clears Bit 7 (IRQ). Subsequent transitions on DSR and DCD will cause another interrupt.
2. Check IRQ Bit
If not set, interrupt source is not the CDP6853.
3. Check $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$
These must be compared to their previous levels, which must have been saved by the processor. If they are both "0" (modem "on-line") and they are unchanged then the remaining bits must be checked.
4. Check RDRF (Bit 3)
Check for Receiver Data Register Full.
5. Check Parity, Overrun, and Framing Error (Bits 0-2)
Only if Receiver Data Register is Full.
6. Check TDRE (Bit 4)
Check for Transmitter Data Register Empty.
7. If none of the above, then $\overline{\text{CTS}}$ must have gone to the FALSE (high) state.

PROGRAMMED RESET OPERATION

A program reset occurs when the processor performs a write operation to the CDP6853 with AD0 high and AD1 low. The program reset operates somewhat different from the hardware reset ($\overline{\text{RES}}$ pin) and is described as follows:

1. Internal registers are not completely cleared. The data sheet indicates the effect of a program reset on internal registers.
2. The $\overline{\text{DTR}}$ line goes high immediately.
3. Receiver and transmitter interrupts are disabled immediately. If $\overline{\text{IRQ}}$ is low when the reset occurs, it stays low until serviced, unless interrupt was caused by $\overline{\text{DCD}}$ or $\overline{\text{DSR}}$ transition.
4. $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$ interrupts disabled immediately. If $\overline{\text{IRQ}}$ is low and was caused by $\overline{\text{DCD}}$ or $\overline{\text{DSR}}$, then it goes high, also $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$ status bits subsequently will follow the input lines, although no interrupt will occur.
5. Overrun cleared, if set.

MISCELLANEOUS NOTES ON OPERATION

1. If Echo Mode is selected, $\overline{\text{RTS}}$ goes low.
2. If Bit 0 of Command Register is "0" (disabled), then:
 - a) All interrupts disabled, including those caused by $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$ transitions.
 - b) Receiver disabled, but a character currently being received will be completed first.
 - c) Transmitter is disabled after both the Transmit Data and Transmit Shift Registers have been emptied.
3. Odd parity occurs when the sum of all the "1" bits in the data word (including the parity bit) is odd.
4. In the receive mode, the received parity bit does not go into the Receiver Data Register, but is used to generate parity error for the Status Register.

5. Transmitter and Receiver may be in full operation simultaneously. This is "full-duplex" mode.
6. If the RxD line inadvertently goes low and then high during the first 9 receiver clocks after a Stop Bit; will result in a false Start Bit.

For false Start Bit detection, the CDP6853 does not begin to receive data, instead, only a true Start Bit initiates receiver operation.

7. Precautions to consider with the crystal oscillator circuit:

The XTLI input may be used as an external clock input. The XTLO pin must be floating and may not be used for any other function.

8. $\overline{\text{DCD}}$ and $\overline{\text{DSR}}$ transitions, although causing immediate processor interrupts, have no effect on transmitter operation. Data will continue to be sent, unless the processor forces transmitter to turn off. Since these are high-impedance inputs, they must not be permitted to float (un-connected). If unused, they must be terminated either to GND or V_{DD} .

GENERATION OF NON-STANDARD BAUD RATES

Divisors

The internal counter/divider circuit selects the appropriate divisor for the crystal frequency by means of bits 0-3 of the CDP6853 Control Register.

The divisors, then, are determined by bits 0-3 in the Control Register and their values are shown in Table II.

Generating Other Baud Rates

By using a different crystal, other baud rates may be generated. These can be determined by:

$$\text{Baud Rate} = \frac{\text{Crystal Frequency}}{\text{Divisor}}$$

Furthermore, it is possible to drive the CDP6853 with an off-chip oscillator to achieve the same thing. In this case, XTLI (pin 6) must be the clock input and XTLO (pin 7) must be a no-connect.

DIAGNOSTIC LOOP-BACK OPERATING MODES

A simplified block diagram for a system incorporating a CDP6853 ACIA is shown in Fig. 21.

Occasionally it may be desirable to include in the system a facility for "loop-back" diagnostic testing, of which there are two kinds:

1. Local Loop-Back

Loop-back from the point of view of the processor. In this case, the Modem and Data Link must be effectively disconnected and the ACIA transmitter connected back to its own receiver, so that the processor can perform diagnostic checks on the system, excluding the actual data channel.

2. Remote Loop-Back

Loop-back from the point of view of the Data Link and Modem. In this case, the processor, itself, is disconnected and all received data is immediately retransmitted, so the system on the other end of the Data Link may operate independent of the local system.

CDP6853

CDP6853 OPERATION (Cont'd)

Table II - Divisor Selection for the CDP6853

CONTROL REGISTER BITS	DIVISOR SELECTED FOR THE INTERNAL COUNTER	BAUD RATE GENERATED WITH 1.8432 MHz CRYSTAL	BAUD RATE GENERATED WITH A CRYSTAL OF FREQUENCY (F)
3 2 1 0			
0 0 0 0	No Divisor Selected	1/16 of External Clock at Pin XTLI	1/16 of External Clock at Pin XTLI
0 0 0 1	36,864	$\frac{1.8432 \times 10^6}{36,864} = 50$	F <u>36,864</u>
0 0 1 0	24,576	$\frac{1.8432 \times 10^6}{24,576} = 75$	F <u>24,576</u>
0 0 1 1	16,768	$\frac{1.8432 \times 10^6}{16,768} = 109.92$	F <u>16,768</u>
0 1 0 0	13,696	$\frac{1.8432 \times 10^6}{13,696} = 134.58$	F <u>13,696</u>
0 1 0 1	12,288	$\frac{1.8432 \times 10^6}{12,288} = 150$	F <u>12,288</u>
0 1 1 0	6,144	$\frac{1.8432 \times 10^6}{6,144} = 300$	F <u>6,144</u>
0 1 1 1	3,072	$\frac{1.8432 \times 10^6}{3,072} = 600$	F <u>3,072</u>
1 0 0 0	1,536	$\frac{1.8432 \times 10^6}{1,536} = 1200$	F <u>1,536</u>
1 0 0 1	1,024	$\frac{1.8432 \times 10^6}{1,024} = 1800$	F <u>1,024</u>
1 0 1 0	768	$\frac{1.8432 \times 10^6}{768} = 2400$	F <u>768</u>
1 0 1 1	512	$\frac{1.8432 \times 10^6}{512} = 3600$	F <u>512</u>
1 1 0 0	384	$\frac{1.8432 \times 10^6}{384} = 4800$	F <u>384</u>
1 1 0 1	256	$\frac{1.8432 \times 10^6}{256} = 7200$	F <u>256</u>
1 1 1 0	192	$\frac{1.8432 \times 10^6}{192} = 9600$	F <u>192</u>
1 1 1 1	96	$\frac{1.8432 \times 10^6}{96} = 19200$	F <u>96</u>





Fig. 21 - Simplified system diagram.

CDP6853

CDP6853 OPERATION (Cont'd)



- NOTES: 1. HIGH ON LLB SELECTS LOCAL LOOP-BACK MODE.
 2. HIGH ON CD74HC157 SELECT INPUT GATES "B" INPUTS TO "Y" OUTPUTS; LOW GATES "A" TO "Y".

Fig. 22 - Loop-back circuit schematic.

The CDP6853 does not contain automatic loop-back operating modes, but they may be implemented with the addition of a small amount of external circuitry.

Fig. 22 indicates the necessary logic to be used with the CDP6853.

The LLB line is the positive-true signal to enable local loop-back operation. Essentially, LLB=high does the following:

1. Disables outputs Tx̄D, D̄TR, and R̄TS (to Modem).
2. Disables inputs Rx̄D, D̄CD, C̄TS, D̄SR (from Modem).
3. Connects transmitter outputs to respective receiver inputs:
 - a) Tx̄D to Rx̄D
 - b) D̄TR to D̄CD
 - c) R̄TS to C̄TS

LLB may be tied to a peripheral control pin to provide processor control of local loop-back operation. In this way, the processor can easily perform local loop-back diagnostic testing.

Remote loop-back does not require this circuitry, so LLB must be set low. However, the processor must select the following:

1. Control Register bit 4 must be "1", so that the transmitter clock=receiver clock.
2. Command Register bit 4 must be "1" to select Echo Mode.
3. Command Register bits 3 and 2 must be "1" and "0", respectively, to disable transmitter interrupts.
4. Command Register bit 1 must be "0" to disable receiver interrupts.

In this way, the system re-transmits received data without any effect on the local system.

CDP6853

**DYNAMIC ELECTRICAL CHARACTERISTICS—BUS TIMING, $V_{DD} = 5\text{ V dc} \pm 5\%$, $V_{SS} = 0\text{ V dc}$,
 $T_A = -40\text{ to }+85^\circ\text{ C}$, $C_L = 75\text{ pF}$, See Figs. 23, 24, 25.**

IDENT. NUMBER	CHARACTERISTIC	LIMITS						UNITS
		CDP6853		CDP6853-2		CDP6853-4		
		Min.	Max.	Min.	Max.	Min.	Max.	
1	Cycle Time t_{CYC}	953	DC	500	DC	250	DC	ns
2	Pulse Width, DS/E Low or $\overline{RD}/\overline{WR}$ High PW_{EL}	300	—	125	—	90	—	
3	Pulse Width, DS/E High or $\overline{RD}/\overline{WR}$ Low PW_{EH}	325	—	145	—	70	—	
4	Clock Rise and Fall Time t_r, t_f	—	30	—	30	—	30	
8	R/W Hold Time t_{RWH}	10	—	10	—	5	—	
13	R/W Set-up Time Before DS/E t_{RWS}	15	—	10	—	5	—	
14	Chip Enable Set-up Time Before AS/ALE Fall t_{CS}	55	—	20	—	10	—	
15	Chip Enable Hold Time t_{CH}	0	—	0	—	0	—	
18	Read Data Hold Time t_{DHR}	10	100	10	40	10	20	
21	Write Data Hold Time t_{DHW}	0	—	0	—	0	—	
24	Muxed Address Valid Time to AS/ALE Fall t_{ASL}	50	—	20	—	10	—	
25	Muxed Address Hold Time t_{AHL}	50	—	15	—	5	—	
26	Delay Time, DS/E to AS/ALE Rise t_{ASD}	50	—	0	—	0	—	
27	Pulse Width, AS/ALE High PW_{ASH}	100	—	45	—	20	—	
28	Delay Time, AS/ALE to DS/E Rise t_{ASED}	90	—	20	—	10	—	
30	Peripheral Output Data Delay Time From DS/E or \overline{RD} t_{DDR}	20	240	10	70	5	35	
31	Peripheral Data Set-up Time t_{DSW}	220	—	110	—	55	—	

NOTE: Designations E, ALE, RD and WR refer to signals from non-6805 type microprocessors.




Fig. 23 - Bus timing waveforms of CDP6853.

CDP6853





Fig. 24 - Bus-read timing waveforms of 8085 multiplexed bus.



NOTE: $V_{HIGH} = V_{DD} - 2V$, $V_{LOW} = 0.8V$, FOR $V_{DD} = 5V \pm 10\%$

Fig. 25 - Bus-write timing waveforms of 8085 multiplexed bus.

DYNAMIC ELECTRICAL CHARACTERISTICS - TRANSMIT/RECEIVE, See Figs. 26, 27 and 28.
 $V_{DD} = 5V \pm 5\%$, $T_A = -40^\circ$ to $+85^\circ C$

CHARACTERISTIC		LIMITS						UNITS
		CDP6853		CDP6853-2		CDP6853-4		
		Min.	Max.	Min.	Max.	Min.	Max.	
Transmit/Receive Clock Rate	t_{CCY}	400*	—	325	—	250	—	ns
Transmit/Receive Clock High Time	t_{CH}	175	—	145	—	110	—	
Transmit/Receive Clock Low Time	t_{CL}	175	—	145	—	110	—	
XTL1 to TxD Propagation Delay	t_{PD}	—	500	—	410	—	315	
RTS Propagation Delay	t_{DLY}	—	500	—	410	—	315	
IRQ Propagation Delay (Clear)	t_{IRQ}	—	500	—	410	—	315	
RES Pulse Width	t_{RES}	400	—	300	—	200	—	

($t_r, t_f = 10$ to 30 ns)

*The baud rate with external clocking is: $Baud\ Rate = \frac{1}{16 \times T_{CCY}}$

5
8-BIT BUS PERIPHERALS

CDP6853




Fig. 26 - Transmit-timing waveforms with external clock.




Fig. 27 - Interrupt- and output-timing waveforms.




Fig. 28 - Receive external clock timing waveforms.




Fig. 29 - Transmitter clock generation.

CDP6805

6

SPI SERIAL BUS PERIPHERALS

	PAGE
SPI SERIAL BUS PERIPHERAL DATA SHEETS	
CDP68HC68A2 CMOS Serial 10-Bit A/D Converter	6-3
CDP68HC68P1 CMOS Serial 8-Bit Input/Output Port	6-20
CDP68HC68R1, CMOS 128 Word (CDP68HC68R1) and 256 Word (CDP68HC68R2) CDP68HC68R2 by 8-Bit Static RAMs	6-28
CDP68HC68S1 Serial Multiplexed Bus Interface	6-34
CDP68HC68T1 CMOS Serial Real-Time Clock With RAM and Power Sense/Control	6-48
CDP68HC68W1 CMOS Serial Digital Pulse Width Modulator	6-66
COMPATIBLE PRODUCTS (See Note)	
CA3282 Octal Low Side Power Driver with Serial Bus Control. AnswerFAX Document Number 2767	

NOTE: Compatible Products listed are not located within this data book, but may be acquired through the Harris AnswerFAX system. Please refer to Section 9 for further information.

6

SPI SERIAL BUS
PERIPHERALS



November 1994


CMOS Serial 10-Bit A/D Converter

Features

- 10-Bit Resolution
- 8-Bit Mode for single Data Byte Transfers
- SPI (Serial Peripheral Interface) Compatible
- Operates Ratiometrically Referencing V_{DD} or an External Source
- 14 μ s 10-Bit Conversion Time
- 8 Multiplexed Analog Input Channels
- Independent Channel Select
- Three Modes of Operation
- On Chip Oscillator
- Low Power CMOS Circuitry
- Intrinsic Sample and Hold
- 16 Lead Dual-In-Line Plastic Package
- 20 Lead Dual-In-Line Small Outline Plastic Package

Pinout

16 LEAD PLASTIC DIP
TOP VIEW



Description

The CDP68HC68A2 is a CMOS 8-bit or 10-bit successive approximation analog to digital converter (A/D) with a standard Serial Peripheral Interface (SPI) bus and eight multiplexed analog inputs. Voltage referencing is user selectable to be relative to either V_{DD} or analog channel 0 (AIO). The analog inputs can range between V_{SS} and V_{DD} .

The CDP68HC68A2 employs a switched capacitor, successive approximation A/D conversion technique which provides an inherent sample-and-hold function. An onchip Schmitt oscillator provides the internal timing for the A/D converter. The Schmitt input can be externally clocked or connected to a single, external capacitor to form an RC oscillator with a period of approximately 10-30ns per picofarad.

Conversion times are proportional to the oscillator period. At the maximum specified frequency of 1Mhz, 10-bit conversions take 14 microseconds per channel. At the same frequency, 8-bit conversions consume 12 microseconds per channel.

The versatile modes of the CDP68HC68A2 allow any combination of the eight input channels to be enabled and any one of


the selected channels to be specified as the "starting" channel. Conversions proceed sequentially beginning with the starting channel. Nonselected channels are skipped. Modes can be selected to: sequence from channel to channel on command; sequence through channels automatically, converting each channel one time; or sequence repeatedly through all channels.

The results of 10-bit conversions are stored in 8-bit register pairs (one pair per channel). The two most significant bits are stored in the first register of each pair and the eight least significant bits are stored in the second register of the pair. To allow faster access, in the 8-bit mode, the results of conversions are stored in a single register per channel.

A read-only STATUS register facilitates monitoring the status of conversions. The STATUS register can simply be polled or the INT pin can be enabled for interrupt driven communications.


The CDP68HC68A2 is available in a 16 lead dual-in-line plastic package (E suffix) or in a 20 lead dual-in-line small outline plastic package (M suffix).

Block Diagram



CDP68HC68A2

Pinout



Pin Descriptions (Numbers in parenthesis are pin numbers for DIP version)

OSC (1) Oscillator (Input/Output)

This pin is user programmable. In the "external" mode, the clock input for the successive approximation logic is applied to OSC from an external clock source. The input is a Schmitt trigger input which provides excellent noise immunity. In the "internal" mode, a capacitor is connected between this pin and a power supply to form a "one pin oscillator". The frequency of the oscillator is inversely dependent on the capacitor value. Differences in period, from one device to another, should be anticipated. Systems utilizing the internal oscillator must be tolerant of uncertainties in conversion times or provide trimming capability on the OSC capacitor. See Figure 7 for typical frequencies versus capacitance.

INT (2) Interrupt (Open Drain Output)

INT is used to signal the completion of an A/D conversion. This output is generally connected, in parallel with a pullup resistor, to the interrupt input of the controlling microprocessor. The open drain feature allows wire-NOR'ing with other interrupt inputs. The inactive state of INT is high impedance. When active, INT is driven to a low level output voltage. The state of INT is controlled and monitored by bits in the Mode Select and Status Registers.

MISO (3) Master-In-Slave-Out (Output)

Serial data is shifted out on this pin. Note: data is provided **most significant bit first**.

MOSI (4) Master-Out-Slave-In (Input)

Serial data is shifted in on this pin. Data must be supplied **most significant bit first**. Note: this is a CMOS input and must be held high or low at all times to minimize device current.

SCK (5) Serial Clock (Input)

Serial data is shifted out on MISO, synchronously, with each leading edge of SCK. Input data from the MOSI pin is latched, synchronously, with each trailing edge of SCK.

CE (6) Chip Enable (Input)

An active HIGH device enable. CE is used to synchronize communications on the SPI lines (MOSI, MISO, and SCK). When CE is held in a low state, the SPI logic is placed in a reset mode with MISO held in a high impedance state. Following a transition from low to high on CE, the CDP68HC68A2 interprets the first byte transferred on the SPI lines as an address. If CE is maintained high, subsequent transfers are interpreted as data reads or writes.

AIO/EXT REF (7) Analog Input 0/External Reference (Input)

This input is one of eight analog input channels. Its function is selectable through the Mode Select Register (MSR). If VR is set high in the MSR, AIO/EXT REF provides an external voltage reference against which all other inputs are measured. AIO/EXT REF must fall within the VSS and VDD supply rails. If VR is set low in the MSR, VDD is used as the reference voltage and AIO/EXT REF is treated as any other analog input (see AI1-7).

AI1-7 (9-15) Analog Inputs 1-7 (Inputs)

Together with AIO/EXT REF, these pins provide the eight analog inputs (channels) which are multiplexed within the CDP68HC68A2 to a single, high-speed, successive approximation, A/D converter. AI1-7 must fall within the VSS and VDD supply rails.

VSS (8) Negative Power Supply

This pin provides the negative analog reference and the negative power supply for the CDP68HC68A2.

VDD (16) Positive Power Supply

This pin provides the positive power supply and, depending on the value of the VR bit in the MSR, the positive analog reference for the CDP68HC68A2.

Specifications CDP68HC68A2

Maximum Ratings Absolute Maximum Values

DC Supply Voltage Range, (V_{DD}) -0.5V to +7V
 (Voltage Referenced to V_{SS} Terminal)
 Input Voltage Range, All Inputs -0.5V to V_{DD} +0.5V
 DC Input Current, Any One Input ± 10 mA
 Power Dissipation Per Package (P_D)
 $T_A = -40^\circ\text{C}$ to $+60^\circ\text{C}$ (Package Type E) 500mW
 $T_A = +60^\circ\text{C}$ to $+85^\circ\text{C}$ (Package Type E) Derate Linearly at
 12mW/ $^\circ\text{C}$ to 200mW
 $T_A = -40^\circ\text{C}$ to $+70^\circ\text{C}$ (Package Type M)* 400mW
 $T_A = -70^\circ\text{C}$ to $+85^\circ\text{C}$ (Package Type M)* Derate Linearly at
 6.0mW/ $^\circ\text{C}$ to 310mW

Device Dissipation Per Output Transistor 40mW
 $T_A =$ Full Package Temperature Range (All Package Types)
 Operating Temperature Range (T_A) -40°C to $+85^\circ\text{C}$
 Storage Temperature Range (T_{STG}) -65°C to $+150^\circ\text{C}$
 Lead Temperature (During Soldering) $+265^\circ\text{C}$
 At Distance $1/16 \pm 1/32$ In. (1.59 ± 0.79 mm) From Case for
 10s Max

*Printed circuit board mount: 57mm x 57mm minimum area x 1.6mm thick
 G10 epoxy glass, or equivalent.

Recommended Operating Conditions $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$. For maximum reliability, device should always be operated within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
DC Operating Voltage Range	3	6	V

Electrical Characteristic $T_A = +25^\circ\text{C}$, $V_{DD} = 5$ V, except as noted.

CHARACTERISTICS	TEST CONDITIONS	LIMITS			UNITS
		MIN.	TYP.	MAX.	
ACCURACY					
Differential Linearity Error	10-Bit Mode		± 1.25	± 2	LSB
Integral Linear Error	10-Bit Mode		± 1.25	± 2	LSB
Offset Error	10-Bit Mode	-1	3	4	LSB
Gain Error	10-Bit Mode	-1	1	2	LSB
ANALOG INPUTS: AIO THRU AI7					
Input Resistance	In Series With Sample Caps		85		Ω
Sample Capacitance	During Sample State		400		pF
Input Capacitance	During Hold State		20		pF
Input Current	@ $V_{IN} = V_{REF+}$ During Sample During Hold or Standby State		+30	± 1	μA μA
Input + Full Scale Range		V_{SS}		$V_{DD} + 3$	V
Input Bandwidth (3dB)	From Input RC Time Constant	3.0	4.68		MHz
Input Voltage Range: AIO	$VR = 1$			V_{DD}	V
DIGITAL INPUTS: MOSI, SCK, CE, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$					
High Input Voltage V_{IH}	$V_{DD} = 3$ to 6V	70			% of V_{DD}
Low Input Voltage V_{IL}	$V_{DD} = 3$ to 6V			30	% of V_{DD}
Input Leakage				± 1	μA
Input Capacitance	$T_A = +25^\circ\text{C}$			10	pF
DIGITAL OUTPUTS: MISO, INT, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$					
High Level Output V_{OH} , MISO	$I_{SOURCE} = 6$ mA	4.25			V
Low Level Output V_{OL} , MISO, INT	$I_{SINK} = 6$ mA			0.4	V
3 State Output Leakage I_{OUT} , MISO INT				± 10	μA
TIMING PARAMETERS $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$					
Oscillator Frequency f_{SAMPLE}	10-Bit Mode			1	MHz
Conversion Time (Including Sample Time)	10-Bit Mode 8-Bit Mode			14 Oscillator Cycles 12 Oscillator Cycles	
Sample Time (Pre-Encode)	8 Time Constants (8 τ) Required			First 1.5 Oscillator $\geq 8\tau$	
Serial Clock (SCK) Frequency				1.5	MHz
SCK Pulse Width T_P	Either SCK _A or SCK _B	150			ns
MOSI Setup Time T_{DSU}	Prior to Leading Edge of T_P	60			ns
MOSI Hold Time T_{DH}	After Leading Edge of T_P	60			ns
MISO Rise & Fall Time	200pF Load			100	ns
MISO Propagation Delay T_{DOD}	From Trailing SCK Edge			100	ns
I_{DD}	$V_{DD} = 5$ Volts, Continuous Operation		1.4	2	mA
I_{DD}	$V_{DD} = 3$ Volts, Continuous Operation		0.7	1.2	mA

6
SPI SERIAL BUS PERIPHERALS

Notational Conventions

Throughout this specification the following terms and notational conventions are used:

- A2 the CDP68HC68A2
- \$xx a hexadecimal number - e.g. \$3f

Overview

From the programmer's perspective, the A2 is comprised of three control registers (Mode Select Register - MSR, Channel Select Register - CSR, and Starting Address Register - SAR), a status register (SR), an array of eight pairs of Data Registers, and one non-addressable, internal register (Channel Address Register). See Figure 2.

The A2 contains a high speed, 10-bit, successive approximation, analog to digital converter (A to D). The input to the A to D can be any one of the A2's eight analog inputs (AI0 through AI7). The contents of the CAR determine which analog input is connected to the A to D. The result of each analog to digital conversion is written to the Data Register array. The Data Register array is also addressed by the contents of the CAR, providing a one to one correspondence between each analog input and each Data Register pair.

The contents of the CAR are also used during Data Register reads to address the Data Register array. The CAR is automatically jammed with the correct address when an Address/Control Byte is sent to the A2. A second means, to initialize the CAR, is by writing to the SAR.

Normal procedure for programming the A2 is to first select the desired hardware mode by writing to the MSR. The "active" analog channels are then specified by writing to the CSR (channels not selected in the CSR are skipped during conversions and burst mode reads). Finally, a write to the SAR initializes the CAR (designating the first channel to convert) and initiates the A/D conversions.

Polling of the SR or hardware interrupts can be used to determine the completion of conversions.

The converted data is read from the data registers. In eight bit mode, a single register is read for each channel of interest. In ten bit mode, two registers are read per channel.

Serial Communications

Hardware Interface

All communications between the A2 and the controlling processor are carried out over the Serial Peripheral Interface (SPI) bus lines (MOSI, MISO, SCK, and CE). The SPI bus is directly compatible with the SPI facilities of Harris' 68HC05 microcontrollers. Data is transmitted over the MISO and MOSI lines synchronous with SCK. Transfers are done most significant bit first.

The A2 acts as a "slave" device. The controlling "master" signals the A2 that a SPI transfer is to take place by raising CE and clocking SCK. A single shift register is used for transferring data in and out of the A2. Whenever CE and SCK are activated, data is shifted from the master to the A2 over the Master-Out-Slave-In (MOSI) line and, simultaneously, during read operations, data is shifted to the master from the A2 over the Master-In-Slave-Out (MISO) line. Note that SCK must be provided by the master for both reads and writes.

To accommodate various hardware systems, the A2 can shift data on either the rising or falling edge of SCK. The "active" edge is automatically determined by the A2. At the moment that CE is first brought to a high level, the state of SCK is latched. This latched state determines the interpretation of SCK. If SCK is low when CE is activated, data is shifted out on MISO on each rising edge of SCK and data is latched from MOSI on each falling edge of SCK (see SCKa in Figure 3.). If SCK is high when CE is activated, data is shifted out on MISO on each falling edge of SCK and data is latched from MOSI on each rising edge of SCK (see SCKb in Figure 3.).




FIGURE 2. A PROGRAMMER'S MODEL OF THE CDP68HC68A2




FIGURE 3. TIMING DIAGRAM FOR SERIAL PERIPHERAL INTERFACE

Hardware Interfacing to 68HC05 Controllers

When interfacing the A2 to 68HC05 controllers, set CPHA = 1 and CPOL = (0 or 1) in the SPI control register. Note that SCK pulses are generated only when data is written to the SPI Data Register in a 68HC05. *Reading* data from or writing data to the A2 requires writing data to the SPI Data Register. The data will be ignored by the A2 for read operations. The read data is available to the 68HC05 in the SPI Data Register when SPIF is true in the SPI Status Register.

Hardware Interfacing to Non-68HC05 Controllers

Most popular microcontrollers have a synchronous communications facility which can be adapted to work with the A2. Those that don't can be easily interfaced using port lines to synthesize a SPI bus.

Software Interface


Reading and writing to the A2 can be performed in either single byte or multiple byte (burst) modes. Both modes begin the same way: a positive transition is applied to CE (if CE is high, it must first be brought low, then returned high); an address/control byte is transferred (requires 8 clocks on SCK and 8 bits of data on MOSI); and the first byte of data is transferred (requires 8 clocks of SCK). In the case of single byte mode, the transfer is complete. For multiple byte transfers, each series of 8 pulses on SCK produces another 8 bit transfer (see Figure 4.)

The format of the address/control byte is shown in Figure 5. The most significant bit is the R/W bit. When R/W is 0, read operations are to be performed. If R/W is 1, write operations are to be performed. A0 through A4 specify the register to access. Data Registers are mapped to address \$00 through \$0F. The Control and Status Registers are at locations \$10 through \$13 (see Figure 2.).


When transferring multiple bytes of data, the type of transfer - read or write - is fixed by bit seven of the initial address/control byte. After the initial data transfer, the address will automatically be adjusted for each subsequent transfer.

When reading Data Registers in the 8 bit mode, each read will advance the address by two, to the next (as specified in the CSR) active channel's Low Data Register. In the 10 bit mode, following a read of a High Data Register, the address

is advanced to the Low Data Register of the same channel. Reading the Low Data Register then increments the read address to the next (as specified in the CSR) active channel's High Data Register. Following a read of the last (closest to 7) active channel's Data Register(s), the address recycles to the first (closest to 0) active channel's Data Register(s).



(4a) Single Byte Transfer. (Requires 2 SPI Transfers)



(4b) Multiple (N) byte Transfer. (Efficient Device Communication Requiring N+1 SPI Transfers)

FIGURE 4. TIMING DIAGRAMS FOR (4a) SINGLE BYTE TRANSFER AND (4b) MULTIPLE (N) BYTE TRANSFER.

When reading or writing control registers, the address will increment to the next register after each transfer. Once address \$13 has been reached no more increments are performed. This facilitates polling of the Status Register (SR) which is located at address \$13. If the A2 remains selected following a read of SR, each successive 8 bit transfer will read the SR again without the need for an address/control byte.

Programming the CDP68HC68A2 Registers

Initializing the A2

The A2 is equipped with a power on reset circuit which clears the MSR to all 0's. This ensures that $\overline{\text{INT}}$ is in a high impedance state and conversions are inhibited. The contents of all other registers are unknown until explicitly initialized. No other provisions are made for resetting the A2.

Systems which can be reset after power up must reset the A2 by explicitly writing 0's to the MSR. Designs which utilize the $\overline{\text{INT}}$ line must be certain that the MSR is cleared, or the A2 is initialized to a known state, before enabling interrupts.

It is good practice to include code which initializes the A2, to a known state, at the earliest practical point. In systems which utilize $\overline{\text{INT}}$, if a system reset occurs after power-up, A2 initialization code must be executed before processor interrupts are enabled.

Address/Control Byte

The Address/Control Byte is a dual purpose word which performs register addressing and read/write control. The Address/Control Byte is the first byte transferred to the A2 following activation of CE. If CE is active, it must first be brought low, then reactivated prior to transferring an Address/Control Byte.

$\overline{\text{R/W}}$	-	-	A4	A3	A2	A1	A0
7	6	5	4	3	2	1	0

FIGURE 5. ADDRESS/CONTROL BYTE

The most significant bit (MSB) of the Address/Control byte is $\overline{\text{R/W}}$. This bit is used to control the flow of data during the subsequent SPI data transfers. If $\overline{\text{R/W}}$ is a 0, reads take place. If $\overline{\text{R/W}}$ is a 1, writes take place. During read transfers, data is shifted out on MISO. During writes, data is shifted in on MOSI and MISO is held in a high impedance state.

The least significant five bits (A0 through A4) provide the read address. Bits 5 and 6 are not required and can be sent as either 0 or 1 (0's are assumed throughout this specification). When addressing Data Registers in 8 bit mode, A0 is internally forced to a 1. Attempting to read a High Data Register in 8 bit mode will result in a read of the Low Data Register (after which the address will advance to the Low Data Register of the next active channel).

CAUTION: When addressing Data Registers, the user must ensure that the contents of the CAR match the address portion of the Address/Control Byte. Failure to do so may result in corrupted data. This condition is generally met in Modes 1 and 2. When running in Mode 3 special care must be taken to meet this requirement. See further explanation under SAR, SR, Modes, and Applications Information.

Mode Select Register (MSR)

Address/Control: (R/W)0010000 - \$10
Read/Write: Yes

-	-	EXT	VR	M8	IE	M1	M0
7	6	5	4	3	2	1	0

This read/write register is used to select the various modes of operation of the A2. Bits 6 and 7 are "don't cares" and can be set as either 1 or 0. The functions of bits 0 through 5 are as follows:

EXT (External Oscillator): $\overline{\text{EXT}}$ is used to select between an external or an internal (single pin oscillator) clock source at pin 1 (OSC) of the A2. If $\overline{\text{EXT}}$ is low, an external clock is selected and the OSC pin functions as an input. If $\overline{\text{EXT}}$ is high, an internal clock is selected and the OSC pin functions as a one pin oscillator. See Figure 7 for typical frequencies of the internal oscillator.

VR (Voltage Reference): VR is used to select the source of the voltage reference. When VR is 0, V_{DD} is used as the full scale reference for the A/D converter. When VR is 1, the voltage at A10 serves as the full scale reference for the A/D converter. With VR = 1, the digital reading of any active channel which exceeds the A10 reference voltage will be "clipped" to the full scale value of \$3FF (\$FF for 8 bit mode).

M8 (Eight Bit Mode): This bit selects the 10-bit or 8-bit mode of operation. A low (0) in this bit enables the 10-bit mode, while a high (1) enables the 8-bit mode.

IE (Interrupt Enable): IE is used to enable the $\overline{\text{INT}}$ output function on pin 2. A low (0) disables the interrupt function and maintains $\overline{\text{INT}}$ in a high impedance state. A high enables the interrupt function, allowing $\overline{\text{INT}}$ to be driven low at the appropriate times in Modes 1 and 2.

M1, M0 (Mode Select 1 and 0): These two bits are used to select the conversion mode of the A/D converter. The modes are as follows:

M1	M2	MODE	DESCRIPTION
0	0	0	Idle
0	1	1	Single Conversion
1	0	2	Single Scan
1	1	3	Continuous Scan

FIGURE 6. CONVERSION MODES

Channel Address Register (CAR)

Address/Control: Not Addressable

The CAR contains the address of the next channel to convert during Modes 1, 2, and 3. During multiple byte reads of the Data Registers, the CAR contains the address of the channel to read and is advanced, to the next higher active channel, following each read. When advancing, the CAR skips any channel not selected in the CSR. After incrementing to the highest active channel, the CAR will return to the lowest active channel.

The CAR is not directly accessible. It can be jammed via a write to the SAR or by transmitting an Address/Control Byte which addresses any Data Register. Note: addressing a Data Register to set the CAR is valid only under certain circumstances - see the following boxed caution. When jamming the CAR via the SAR, the specified channel *does not* need to be selected in the CSR. The CAR's contents are

read as part of the SR. See the descriptions of the SAR and the SR for details.

CAUTION: When addressing Data Registers, the user must ensure that the contents of the CAR match the address portion of the Address/Control Byte. Failure to do so may result in corrupted data. This condition is generally met in Modes 1 and 2. When running in Mode 3 special care must be taken to meet this requirement. See further explanation under SAR, SR, Modes, and Applications Information.

Channel Select Register (CSR)

Address/Control: (R/W)0010001 - \$11

Read/Write: Yes

C7	C6	C5	C4	C3	C2	C1	C0
7	6	5	4	3	2	1	0

This read/write register is used to designate the active analog input channels. Channels which are not active will be skipped during conversions and multiple byte reads, unless specifically selected by writing to the SAR. Setting a bit high in CSR selects the associated channel, while setting a bit low deselects the channel. Each Cn bit in the CSR corresponds to an Ain pin on the A2 device. Example: setting C7 = C4 = 1 and setting all other bits to 0 will select AI7 and AI4 as inputs to the A/D multiplexer.

Starting Address Register (SAR)

Address/Control: (R/W)0010010 - \$12

Read/Write: Yes

ENC	-	-	SAE	CA2	CA1	CA0	H/L
7	6	5	4	3	2	1	0

This register is used to enable conversions in all modes and to set the address of the current channel in the CAR. Prior to, or simultaneously with, enabling conversions, the CAR must be set to a known state via the SAR. Once set, the contents of the CAR determine the first channel to be converted when conversions are enabled - hence the name "Starting Address Register". The CAR may be jammed with the number of a channel which is not selected in the CSR. After the specified channel is converted, subsequent conversions proceed in ascending order, *skipping* channels not selected in the CSR. Therefore, jamming the CAR with a non-selected channel number will cause a conversion to be performed on that channel once and only once.

After stopping a Mode 2 or 3 conversion (by setting ENC low), the CAR must be jammed to match the channel address prior to initiating Data Register reads. If an Address/Control Byte is sent to begin reads from a Data Register other than the one currently addressed by the CAR, the contents of the Data Register may be corrupted. If the CAR contents are known, single or multiple byte reads can be properly made, by sending a matching Address/Control Byte.

Bits 5 and 6 in the SAR are "don't cares" and can be set to either 0's or 1's. The functions of the remaining bits are as follows:

ENC (Enable Conversions): ENC is used to, synchronously, switch on and off the successive approximation A to D converter. When this bit is set high, the appropriate conversion operation (as defined in the MSR) is initiated. Setting the ENC bit low stops the conversion operation. If a channel is being converted when ENC is cleared, the conversion of that channel will complete and further conversions will be inhibited.

SAE (Starting Address Enable): If the SAR is written to, with the SAE bit high, the CAR is jammed with the value defined by CA2, CA1, and CA0. If SAE is low, the CA2, CA1, and CA0 bits are ignored.

CA2, CA1, CA0 (Channel Address): When writing to the SAR with SAE high, CA2, CA1, and CA0 form a 3 bit channel address which is used to set the CAR and select the first channel to be converted or read. Reading the SAR returns the previously written values for these three bits. To determine the contents of the CAR a read of the Status Register (SR) must be performed.

H/L (High/Low): For most applications, the SAR should be written with H/L as a 0. In combination with CA2, CA1, and CA0, this bit is used to select a specific High or Low Data Register. H/L only has significance in 10-bit mode. The 10-bit read sequence is High Data Register followed by Low Data Register for each channel read. When jamming the CAR prior to reads, H/L should be set low, unless the user specifically wants to skip the first High Data Register. When read, this bit, indicates whether the next Data Register read will access the High or Low Data Register. In 8-bit mode, H/L is ignored by the A2.

Status Register (SR)

Address/Control: 00010011 - \$13

Read/Write: Read Only

INT	ACC	CIP	0	CA2	CA1	CA0	0
7	6	5	4	3	2	1	0

This is a read only register used to monitor the status of the A to D converter. If an Address/Control Byte of \$13 is sent to the A2, the Status Register will be addressed and will remain addressed until the CE pin is brought low. This provides efficient polling of the SR by allowing multiple reads of the SR with only one Address/Control Byte transmission.

Bits 0 and 4 of the SR are always read as lows. The significance of each of the other bits is:

INT (Interrupt): In Modes 1 and 2, this bit is set high under the same conditions that the INT pin would be activated (see Conversion Modes). Once set, the INT bit can be cleared by reading the SR, reading any Data Register, or writing to the MSR or CSR. The INT bit is not affected by the state of the IE bit in the MSR.

ACC (All Conversions Complete): When high, this status bit indicates that conversions have been completed on all channels selected in the CSR. It is cleared by reading any of the Data Registers or by writing to the MSR or CSR. In 10-bit mode, ACC = 1 implies that the DV bits of all active channels are true (see Data Registers). This bit is often

CDP68HC68A2

used in Modes 2 and 3. In Mode 1, ACC will only be set if conversions are explicitly invoked (via writes to the SAR) for each channel selected in the CSR.

CIP (Conversion In Progress): This bit is logically high when a conversion is initiated and goes low when a conversion completes. In the scanning modes, Modes 2 and 3, CIP will go low momentarily between successive channels and cannot be used in lieu of ACC in Mode 2.

NOTE: Following a write of \$00 to the SAR, to terminate Mode 3 conversions, CIP may remain high until cleared with a write to the MSR or the CSR or with the read of a Data Register or with a write to the SAR with ENC or SAE = 1. CIP = 1 is not a true indication of an ongoing conversion. See "Mode 3 - Continuous Scan".

CA2, CA1, CA0 (Channel Address Register): This three bit binary number indicates the current contents of the CAR. The CAR is originally set by the user via the SAR (see SAR). The CAR is automatically incremented following reads of Data Registers and following conversions in the scanning modes (Modes 2 and 3). The Status Register can be read at any time. Reading CA2 - CA0 during Modes 2 and 3 will produce changing channel addresses as the conversions proceed.

Data Registers

Address/Control: 0000000(\bar{H}/L) to 0000111(\bar{H}/L) - \$00 to \$0F

Read/Write: Read Only

High $\bar{H}/L = 0$	DV	DOV	0	0	0	0	D9	D8
	7	6	5	4	3	2	1	0
Low $\bar{H}/L = 1$	D7	D6	D5	D4	D3	D2	D1	D0
	7	6	5	4	3	2	1	0

The Data Registers are used to store the results of A to D conversions. There are two registers, a High Data Register and a Low Data Register, associated with each channel.

In 8-bit mode, the High Data Registers are inaccessible, and each Low Data Register holds the 8-bit result of the most recent conversion of its associated channel. The values range from \$00 ($A_{in} = V_{SS}$) to a full scale reading of \$FF. During multiple byte Data Register reads, the address (held in the CAR) is advanced to the Low Data Register of the next active channel (as specified in the CSR) following each read.

In 10-bit mode, bits 0 and 1 of the High Data Register together with the contents of the Low Data Register hold the result of the most recent conversion to the associated channel. The values range from \$000 ($A_{in} = V_{SS}$) to a full scale reading of \$3FF. During multiple byte Data Register reads, the address (held in the CAR) is automatically advanced from the High Data Register to the Low Data Register. Following a read of the Low Data Register, the address advances to the High Data Register of the next active channel (as specified in the CSR).

Two status flags are maintained for each channel. In 10-bit mode these status flags are provided in the High Data Register. In 8-bit mode they are not available to the user. Their functions are:

DV (Data Valid): DV indicates whether the corresponding channel has been converted since it was last read. DV is set upon completion of a conversion on the corresponding channel. DV is cleared by reading the Data Register or by a write to the MSR or the CSR.

NOTE: A write to the SAR does not clear the DV flag for each channel. This implies that if: conversions are completed on all registers selected in CSR; conversions stopped; an incomplete read of the Data Registers is performed; and conversions reinitiated with a write to the SAR - some DVs will still be set. In Mode 2, which terminates when all DVs are true (ACC goes true), unread channels may not be converted, unless CSR is written to, before setting ENC.

DOV (Data Overrun): DOV indicates that more than one conversion has been performed on a channel since it was last read. This bit is only valid in Modes 1 and 3. DOV is cleared by reading the Data Register or by performing a write to the CSR or the MSR.

Conversion Modes of the CDP68HC68A2

Mode 0 - Idle: On power $_{up}$, the MSR is reset to all 0's placing the A2 into Mode 0. After power $_{up}$, the user can effectively reset the A2 by selecting Mode 0 via the MSR. Setting the A2 to Mode 0, *at any time*, will abort any current conversions and force the INT pin to a high impedance state. In mode 0, if EXT is high in the MSR, the one pin, internal oscillator is placed in a low power, shutdown mode and internal clocking of the A to D converter is inhibited. If EXT is low in the MSR, internal clocking of the A to D converter is inhibited.

Mode 1 - Single Conversion: In Mode 1, conversions are performed on command. After setting Mode 1 in the MSR, a write to the SAR with ENC high will initiate a conversion on the channel currently selected by the CAR. Note: this channel does not have to be active in the CSR. When using the internal oscillator, the oscillator is enabled. The CIP flag in the SR will be set when the conversion begins.

Upon completion of the conversion, the INT bit in the SR will be set, the CIP flag will be cleared, and, if IE is true in the MSR, the INT pin will be driven low (if all channels specified in the CSR have been converted since the last Data Register read the ACC bit in the SR will also be set). Finally, if it's active, the internal oscillator will be stopped.

Another conversion can be initiated with a write to the SAR. However, the normal procedure is to read the results of the first conversion. This does two things: first it clears the INT flag (the INT pin is returned to a high impedance state); second a conversion is automatically started on the next channel selected in the CSR. This read-convert pattern can be continued indefinitely.

When reading Data Registers in Mode 1, the user can be certain that the contents of the CAR equal the channel

number which was just converted. Thus the Address/Control Byte sent prior to the read will automatically match the CAR. If a read from a Data Register, other than the one just converted, is performed, the CAR must be set to the desired register *prior* to sending the Address/Control Byte. Setting CAR is done by writing the SAR with ENC = 0, SAE = 1, and the CA2 - CA0 bits equal to the desired channel.

Mode 2 - Single Scan: In Mode 2, when ENC is set in the SAR, conversions are performed on all channels selected in the CSR. Conversions begin on the channel specified by the CAR (this channel does *not* have to be active in the CSR) and proceed in ascending order until all channels selected in the CSR have been converted. If the starting channel is not the lowest active channel, when the highest active channel is done converting, the CAR advances to the lowest active channel and continues from that point until all channels have been converted once.

When ENC is set in the SAR, the internal clock is activated (if selected), the CIP flag is set in the SR, and conversions begin. The CIP flag doesn't remain high, as it momentarily goes low between each channel conversion.

When all channels have been converted the INT and ACC flags in the SR are set, the INT pin is driven low (if IE is true in the MSR), the CIP flag is cleared, and, if active, the internal oscillator is disabled.

Data Registers can safely be read after all channels have been converted. If the starting channel was a channel active in the CSR then the CAR will once again be pointing to that channel (providing all channels had been read or CSR or MSR written since the last set of conversions - see Note below). If a read from a Data Register, other than the one first converted, is performed, the CAR must be set to the desired register *prior* to sending the Address/Control Byte. Setting CAR is done by writing the SAR with ENC = 0, SAE = 1, and the CA2 - CA0 bits equal to the desired channel.

NOTE: a write to the SAR does not clear the DV flag for each channel. This implies that if: conversions are completed on all registers selected in CSR; conversions stopped; an incomplete read of the Data Registers is performed; and conversions reinitiated with a write to the SAR - some DVs will still be set. In Mode 2, which terminates when all DVs are true (ACC goes true), unread channels may not be converted unless CSR is written to before setting ENC.

There are two ways to prematurely stop conversions in Mode 2. The first is to perform any "abort" action (see Abort Modes). Performing an abort, may produce spurious conversion values. The second, and preferred means to stop a Mode 2 conversion, is to clear the ENC bit by writing a \$00 to the SAR. Clearing ENC will synchronously stop conversions at the end of the current conversion. When prematurely stopping conversions, CIP is not valid. The CIP flag **cannot** be used to determine when the current conversion is complete. Instead, a time delay equal to one conversion time must be built into the software. The appropriate delay will ensure the last conversion is complete before Data Register reads begin.

Prematurely stopping the conversions leaves the CAR in an unknown state. One remaining task, before Data Registers are read, is to be certain the contents of the CAR match the address sent in the Address/Control Byte. This is done by jamming the CAR with a write to the SAR with ENC = 0, SAE = 1, and CA2 - CA0 equal to the desired channel address.

Mode 3 - Continuous Scan: In Mode 3, when ENC is set in the SAR, conversions are performed on all channels selected in the CSR. Conversions begin on the channel specified by the CAR (this channel does not have to be active in the CSR) and proceed in ascending order for all channels selected in the CSR. Each time the highest active channel is done converting, the CAR advances to the lowest active channel and continues from that point.

When ENC is set in the SAR, the internal clock is activated (if selected) and conversions begin.

When all channels have been converted one time the ACC flag in the SR is set. This is the only valid status flag in Mode 3. The CIP flag is not valid in Mode 3. The INT flag and the INT pin are both held in a disabled state during Mode 3.

Data Registers cannot be read until Mode 3 conversions have been terminated. There are two ways to stop conversions in Mode 3. The first is to perform any "abort" action (see Abort Modes). Performing an abort, may produce spurious conversion values. The second, and preferred means to stop a Mode 3 conversion, is to clear the ENC bit by writing a \$00 to the SAR. Clearing ENC will synchronously stop conversions at the end of the current conversion. CIP is not valid following the clearing of ENC. The CIP flag cannot be used to determine when the current conversion is complete. Instead, a time delay equal to one conversion time must be built into the software. The appropriate delay will ensure the last conversion is complete before Data Register reads begin.

The Data Registers can safely be read after ENC is cleared and one conversion time has elapsed. One remaining task is to be certain the contents of the CAR match the address sent in the Address/Control Byte. This is done by jamming the CAR with a write to the SAR with ENC = 0, SAE = 1, and CA2 - CA0 equal to the desired channel address.

Abort Modes - Any active mode can be aborted by any one of the following means:


1. A write to the MSR
2. A write to the CSR
3. A write to the SAR with ENC and/or SAE = 1
4. A read of any Data Register

The contents of Data Registers are not guaranteed following an abort. Writing a \$00 to the MSR is equivalent to a reset.


To synchronously stop conversions in Modes 2 or 3 set the SAR to \$00 (See Mode 2 and Mode 3).

Analog Inputs

Shown in Figure 6 is a simplified equivalent circuit representing the input to the Analog to Digital Converter through the multiplexer as seen from each AIn pin.



(a) During Sample Time



(b) During Hold and Idle Time

FIGURE 6. EQUIVALENT CIRCUIT FOR SIGNAL INPUT (a) DURING SAMPLE TIME AND (b) DURING HOLD AND IDLE TIME

Due to the nature of the switched capacitor array used by the successive approximation A to D, two important points are noted here:

1. A property of a capacitive input is the intrinsic sample and hold function. This provides all that is necessary to accurately sample a point on an input waveform within the input bandwidth shown in the specifications (under 1.5 conversion oscillator cycles).
2. The input to the capacitor network appears as an RC network with a time constant and therefore places constraints on the source impedance. The charging time and therefore the accuracy of the conversion will be adversely affected by increasing the source impedance.

It is recommended to set the conversion oscillator frequency in accordance with the input impedance in order to allow sufficient time (the 1.5 T_{osc} cycles) to sample a changing waveform through the modeled input low pass filter network which includes the input source in a series circuit with the internal impedance.

The time constant (τ) for the input network is $REFFC_{NET}$.

$REFF = R_S + R_{NET}$, $C_{NET} = 400pF$, and $R_{NET} = 50\Omega$.

$\tau = REFFC_{NET} = (R_S + 50\Omega) 400pF$.

8τ is required during the first 1.5 sample clock cycles to sufficiently encode 10-bit conversion. Therefore, $1.5 T_S \geq 8\tau$ and $T_S \geq 5.33 REFFC$.

$T_S = 1/f_{SAMPLE}$, then $f_{SAMPLE} \leq [5.33 (R_S + 85\Omega) 400pF]^{-1}$, $f_{SAMPLE} \leq (4.688 \times 10^8)/R_S + 85\Omega$.

For example, if $R_S = 1000$, f_{SAMPLE} must be less than 432kHz, and $T_S = 2.3\mu s$. This yields a 10-bit conversion time of 32 μs . An internal $COSC \geq 68pF$, see chart.

The maximum frequency is limited by the device specification (see characteristics) and by the (R_S) Series input resistance:

$$R_S \leq [(4.688 \times 10^8)/f_{SAMPLE}] - 85\Omega$$

For example, for a 1MHz sample clock $R_S \text{ max} = 385\Omega$.

The Internal Schmitt Oscillator

Figure 8 shows a simplified model of the Schmitt oscillator used to help familiarize the user with its operation. Figure 7 shows typical internal oscillator frequency versus capacitance at 5 volts and 25°C.

C (pF)	f (MHz)	C (pF)	f (MHz)
18	1.0 - 3.0	218	0.148 - .40
38	0.65 - 2.0	318	0.111 - .25
48	0.54 - 1.6	409	0.107 - .23
68	0.38 - 1.1	528	0.072 - .17
118	0.26 - .75	1018	0.040 - .10

FIGURE 7. TYPICAL OSCILLATOR FREQUENCY vs. CAPACITANCE AT $V_{DD} = 5V$, $T_A = 25^\circ C$

When measuring the oscillator, probe capacitance will affect frequency. An alternative to direct frequency measurement of the oscillator input is to measure the interval between successive interrupts in modes 1 and 2.




FIGURE 8. EQUIVALENT CIRCUIT FOR OSCILLATOR INPUT

Applications Examples

The following code samples are based on a CDP68HC05 A2 connected to PA0 of the CDP68HC05. Some of the processor. The listings were generated with the Harris HASM5 assembler for the CDP68HC05 processor. The examples are based on a system which has CE of the fundamental SPI communication routines called by the examples are shown first.

SPI Communication Routines

```
*****
* File:          HCA2.inc
*               Include file with 68HC05A2 definitions and
*               common subroutines
*
* Date:          Mon 09-24-1990
*****
*               Map of 68HC05 Hardware Registers
*****
```

0000		Section	Registers,\$0000
0000	PortA	ds 1	;Port A
0001	PortB	ds 1	
0002	PortC	ds 1	
0003	PortD	ds 1	
0004	DDRA	ds 1	
0005	DDRB	ds 1	
0006	DDRC	ds 1	
0007	DDRD	ds 1	
0008	__Free1	ds 2	
000A	SPCR	ds 1	;SPI Control Register
0040 = 64	__SPE	equ 01000000b	;SPI Enable bit
0010 = 16	__MSTR	equ 00010000b	;SPI Master Mode bit
0004 = 4	__CPHA	equ 00000100b	;SPI CPHA = 1 bit
000B	SPSR	ds 1	;SPI Status Register
0080 = 128	__SPIF	equ 10000000b	;SPI Flag bit for ANDs, CMPs, etc.
0007 = 7	___SPIF	equ 7	;SPI Flag bit for BRSETs & BRCLR
000C	SPDR	ds 1	;SPI Data Register

CDP68HC68A2

```

*****
*           A2 Constants
*****
0000 = 0   HC68A2   equ   0           ;A2 is connected to bit 0 of Port A

0080 = 128 A2_Write equ   $80        ;Write bit for A2's Address/Control Byte

0010 = 16  A2__MSR  equ   $10        ;Mode Select Register
0020 = 32  A2__notEXT equ  100000b
0010 = 16  A2__VR   equ   010000b
0008 = 8   A2__M8   equ   001000b
0004 = 4   A2__IE   equ   000100b
0000 = 0   A2__Mode0 equ   0
0001 = 1   A2__Mode1 equ   1
0002 = 2   A2__Mode2 equ   2
0003 = 3   A2__Mode3 equ   3

0011 = 17  A2__CSR  equ   $11        ;Channel Select Register

0012 = 18  A2__SAR  equ   $12        ;Start Address Register
0080 = 128 A2__ENC  equ   10000000b
0010 = 16  A2__SAE  equ   00010000b

0013 = 19  A2__SR   equ   $13        ;Status Register
0007 = 7   A2__INT  equ   7
0006 = 6   A2__ACC  equ   6
0005 = 5   A2__CIP  equ   5
000E = 14  A2__CARm equ   00001110b ;CA2 - CA0 mask

*****
*           Common Subroutines
*****
0400          Section          Subroutines,$0400

          Set__A2__SPI__Mode
0400 A654      lda   #__SPE+__MSTR+__CPHA ;Set SPI to Master with CPHA=1,
0402 B70A      sta   SPCR                ;CPOL=0
0404 81        rts

          SPI__Xmit
0405 B70C      sta   SPDR                ;send A to SPI device

          SPI__wait
0407 0F0BFD   brclr  __SPIF, SPSR, SPI__wait ;wait until transmit complete
040A B60C      lda   SPDR                ;read the returned value into A
040C 81        rts

          Select__A2
040D 1100     bclr  HC68A2,PortA        ;deselect then reselect the A2
040F 1000     bset  HC68A2,PortA
0411 81        rts

          Initialize__A2
0412 1100     bclr  HC68A2,PortA        ;turn on PA0 output pin to drive
0414 1004     bset  HC68A2,DDRA        ;the A2's CE pin
0416 81        rts

```

Running the A2 in Mode 1

```

*****
* File:          A2MODE1.S
*                Demo program for 68HC68A2 in Mode 1
*
* Date:          Mon 09-24-1990
*****
#include          HCA2.inc                ;common routines

***** Main routine to set Mode 1 and read each channel 1 time
0100                Section          code,$0100

0100 CD0412  main   jsr      Initialize__A2                ;turn on PA0
0103 CD0400                jsr      Set__A2__SPI__Mode        ;Setup the 68HC05 SPI control

DoConversions
0106 CD040D                jsr      Select__A2                ;Set the A2's CE
0109 A690                lda      #A2__MSR+A2__Write        ;Send Address/Control Byte to...
010B CD0405                jsr      SPI__xmit                ;write to the A2's MSR
                                                ;Select Mode 1 and internal clock

010E A629                lda      #A2__notEXT+A2__Mode1+A2__M8 ;and 8-bit mode
0110 CD0405                jsr      SPI__xmit                ;send to MSR (A2 increments to CSR)
0113 A6FF                lda      #$FF                    ;select all the analog inputs
0115 CD0405                jsr      SPI__xmit                ;send to CSR (A2 increments to SAR)
0118 A690                lda      #A2__ENC+A2__SAE          ;jam CAR to 0 and start first conversion
011A CD0405                jsr      SPI__xmit                ;send to SAR

ReadResults
011D AE00                ldx      #0                        ;set X to first channel number

ReadLoop
011F CD0136                jsr      Mode1__poll                ;wait until conversion complete
0122 CD040D                jsr      Select__A2                ;Set the A2's CE
0125 9F                txa                        ;get the current channel number
0126 48                lsla                    ;shift it left to form Address/Control
0127 CD0405                jsr      SPI__xmit                ;Byte to read the Data Register, then...
012A CD0405                jsr      SPI__xmit                ;read the Data Register and start next...
                                                ;conversion
                                                ;do something with the read data
                                                ;
                                                ;
                                                ;
012D 5C                incx                    ;increment the channel number
012E 9F                txa                        ;check if all done
012F A108                cmp      #8
0131 25EC                blo      ReadLoop                ;if not, then read another channel

Finis
0133 1100                bclr      HC68A2,PortA                ;deselect the A2
0135 81                rts

***** Routine to poll A2's Status Register
Mode1__poll
0136 CD040D                jsr      Select__A2                ;deselect and select A2
0139 A613                lda      #A2__SR                ;Send Address/Control Byte...
013B CD0405                jsr      SPI__xmit                ;to read the Status Register

Mode1__waitloop
013E CD0405                jsr      SPI__xmit                ;Read the SR
0141 B507                bit      #2!A2__INT                ;
0143 27F9                beq      Mode1__waitloop                ;loop until INT flag in SR is true
0145 81                rts

```

CDP68HC68A2

Running the A2 in Mode 2

```

*****
* File:      A2MODE2.S
*           Demo program for 68HC68A2 in Mode 2
*
* Date:      Mon 09-24-1990
*****
#include      HCA2.inc                      ;common routines

***** Main routine to set Mode 2 and read each channel 1 time
0100          Section      code,$0100

0100 CD0412  main   jsr      Initialize__A2                ;turn on PA0
0103 CD0400          jsr      Set__A2__SPI__Mode          ;Setup the 68HC05 SPI control

DoConversions
0106 CD040D          jsr      Select__A2                  ;Set the A2's CE
0109 A690           lda      #A2__MSR+A2__Write          ;Send Address/Control Byte to...
010B CD0405          jsr      SPI_xmit                    ;write to the A2's MSR
                                                    ;Select Mode 2 and internal clock
010E A62A           lda      #A2__notEXT+A2__Mode2+A2__M8 ;and 8-bit mode
0110 CD0405          jsr      SPI_xmit                    ;send to MSR (A2 increments to CSR)
0113 A6FF           lda      #$FF                        ;select all the analog inputs
0115 CD0405          jsr      SPI_xmit                    ;send to CSR (A2 increments to SAR)
0118 A690           lda      #A2__ENC+A2__SAE            ;jam CAR to 0 and start first conversion
011A CD0405          jsr      SPI_xmit                    ;send to SAR

ReadResults
011D CD0133          jsr      Mode2__poll                  ;wait until all conversions complete
0120 CD040D          jsr      Select__A2                  ;Set the A2's CE
0123 A600           lda      #0                          ;send Address/Control Byte to...
0125 CD0405          jsr      SPI_xmit                    ;read channel 0

0128 AE08           ldx      #8                          ;use X as loop counter

ReadLoop
012A CD0405          jsr      SPI_xmit                    ;read the Data Register
;                                                    ;do something with the read data
;                                                    ;
;                                                    ;
;                                                    ;
012D 5A            decx                                     ;decrement the loop counter
012E 26FA          bne      ReadLoop                      ;if not done read another channel

Finis
0130 1100          bclr     HC68A2,PortA                  ;deselect the A2
0132 81           rts

*****
***** Routine to poll A2's Status Register
Mode2__poll
0133 CD040D          jsr      Select__A2                  ;deselect and select A2
0136 A613           lda      #A2__SR                      ;Send Address/Control Byte. . .
0138 CD0405          jsr      SPI_xmit                    ;to read the Status Register

Mode2__waitloop
013B CD0405          jsr      SPI_xmit                    ;Read the SR
013E B506           bit      #2!A2__ACC                  ;loop until ACC flag in SR is true
0140 27F9          beq      Mode2__waitloop
0142 81           rts

```

CDP68HC68A2

Running the A2 in Mode 3

```

*****
*File:      A2MODE3.S
*           Demo program for 68HC68A2 in Mode 3
*
*Date:      Mon 09-24-1990
*****
#include    HCA2.inc      ;common routines

*****Main routine to set Mode 3 and read each channel 1 time

0100                Section      code,$0100
0100 CD0412  main  jsr    Initialize_A2                ;turn on PA0
0103 CD0400                jsr    Set_A2_SPI_Mode        ;Setup the 68HC05 SPI control

                DoConversions
0106 CD040D                jsr    Select_A2                ;Set the A2's CE
0109 A690                lda    #A2_MSR+A2_Write        ;Send Address/Control Byte to...
010B CD0405                jsr    SPI_xmit                ;write to the A2's MSR;
                                ;Select Mode 3 and internal clock
010E A62B                lda    #A2_notEXT+A2_Mode3+A2_M8 ;and 8-bit mode
0110 CD0405                jsr    SPI_xmit                ;send to MSR (A2 increments to CSR)
0113 A6FF                lda    #$FF                    ;select all the analog inputs
0115 CD0405                jsr    SPI_xmit                ;send to CSR (A2 increments to SAR)
0118 A690                lda    #A2_ENC+A2_SAE          ;jam CAR to 0 and start first conversion
011A CD0405                jsr    SPI_xmit                ;send to SAR

                StopConversions
011D CD0156                jsr    Mode3_poll              ;wait until all channels converted...
                                ;at least one time
0120 CD040D                jsr    Select_A2                ;Set the A2's CE
0123 A692                lda    #A2_Write+A2_SAR        ;send Address/Control Byte to...
0125 CD0405                jsr    SPI_xmit                ;write to the SAR
0128 A600                lda    #0                        ;Set SAR to 00 to stop conversions
012A CD0405                jsr    SPI_xmit
012D CD0150                jsr    ConversionDelay         ;Wait for last conversion to finish

                JamCAR
0130 CD040D                jsr                                ;We don't know where the CAR stopped...
                                Select_A2;so, set the A2's CE, then...
0133 A692                lda    #A2_Write+A2_SAR        ;send Address/Control Byte to...
0135 CD0405                jsr    SPI_xmit                ;write to the SAR
0138 A610                lda    #A2_SAE                  ;Jam the CAR to 0
013A CD0405                jsr    SPI_xmit

                ReadResults
013D CD040D                jsr    Select_A2                ;Set the A2's CE
0140 A600                lda    #0                        ;send Address/Control Byte to...
0142 CD0405                jsr    SPI_xmit                ;read channel 0
0145 AE08                ldx    #8                        ;use X as loop counter

                ReadLoop
0147 CD0405                jsr    SPI_xmit                ;read the Data Register
                                ;do something with the read data
                                ;
                                ;
                                ;
014A 5A                decx                                ;decrement the loop counter
014B 26FA                bne    Read Loop                ;if not done read another channel

                Finis
014D 1100                bclr   HC68A2,PortA            ;deselect the A2
014F 81                rts

```

CDP68HC68A2

Running the A2 in Mode 3 (Continued)

***** Routine to wait for one conversion time. This routine
* needs to be tuned to match the A2's OSC frequency - the
* following is an arbitrary delay routine

```
ConversionDelay
0150 AE00      ldx    #0                      ;set X to do DelayLoop 256 times

DelayLoop
0152 5A       decx                      ;decrement X until it's 0
0153 26FD     bne    DelayLoop
0155 81       rts

***** Routine to poll A2's Status Register

Mode3_poll
0156 CD040D   jsr    Select_A2          ;deselect and select A2
0159 A613     lda    #A2_SR           ;Send Address/Control Byte. . .
015B CD0405   jsr    SPI_xmit          ;to read the Status Register

Mode3_waitloop
015E CD0405   jsr    SPI_xmit          ;Read the SR
0161 B506     bit    #2!A2_ACC
0163 27F9     beq    Mode3_waitloop   ;loop until ACC flag in SR is true
0165 81       rts
```

Summary of CDP68HC68A2 Registers

Address/Control Byte

\overline{R}/W	-	-	A4	A3	A2	A1	A0
7	6	5	4	3	2	1	0

\overline{R}/W : 0 = read
1 = write

Mode Select Register (MSR)

Address/Control: (R/W)0010000 - \$10
Read/Write: Yes

-	-	\overline{EXT}	VR	M8	IE	M1	M0
7	6	5	4	3	2	1	0

\overline{EXT} : 0 = external oscillator
1 = internal, one-pin oscillator

VR: 0 = V_{DD} is positive reference
1 = AIO is positive reference

M8: 0 = 10-bit Mode
1 = 8-bit Mode

IE: 0 = INT pin held in high impedance
1 = INT pin is active

M1,M0: 00 = Idle Mode
01 = Single Conversion
10 = Single Scan
11 = Continuous Scan

Channel Select Register (CSR)

Address/Control: (R/W)0010001 - \$11
Read/Write: Yes

C7	C6	C5	C4	C3	C2	C1	C0
7	6	5	4	3	2	1	0

Starting Address Register (SAR)

Address/Control: (R/W)0010010 - \$12
Read/Write: Yes

ENC	-	-	SAE	CA2	CA1	CA0	\overline{H}/L
7	6	5	4	3	2	1	0

ENC: 0 = disable conversions
1 = enable conversions

SAE: 0 = ignore CA2, CA1, and CA0
1 = jam CAR with CA2, CA1, and CA0

CA2, 3 bit number to jam into CAR when
CA1, SAE = 1
CA0

\overline{H}/L : This bit should always be set to 0
0 = High Data Register
1 = Low Data Register

Status Register (SR)

Address/Control: 00010011 - \$13
Read/Write: Read Only

\overline{INT}	ACC	CIP	0	CA2	CA1	CA0	0
7	6	5	4	3	2	1	0

\overline{INT} : 1 = Interrupt condition has occurred

ACC: 1 = All Conversions Complete

CIP: 1 = Conversion In Progress

CA2, Value of CAR
CA1,
CA0

Data Registers

Address/Control: 0000000(\overline{H}/L) to 0000111(\overline{H}/L) -
\$00 to \$0F

Read/Write: Read Only

High $\overline{H}/L = 0$

DV	DOV	0	0	0	0	D9	D8
		6	5	4	3	2	1

Low $\overline{H}/L = 1$

D7	D6	D5	D4	D3	D2	D1	D0
7	6	5	4	3	2	1	0

January 1991


CMOS Serial 8-Bit Input/Output Port

Features

- Fully Static Operation
- Operating Voltage Range 3-6V
- Compatible with Harris/Motorola SPI Bus
- 2 External Address Pins Tied to V_{DD} or V_{SS} to Allow Up to 4 Devices to Share the Same Chip Enable
- Versatile Bit-Set and Bit-Clear Capability
- Accepts Either SCK Clock Polarity - SCK Voltage Level is Latched When chip Enable Goes Active
- All Inputs are Schmitt-Trigger
- 8-Bit I/O Port - Each Bit can be Individually Programmed as an Input or Output Via an 8-Bit Data Direction Register
- Programmable On Board Comparator
- Simultaneous Transfer of Compare Information to CPU During Read or Write - Separate Access Not Required

Pinout

PACKAGE TYPES D, E AND M
TOP VIEW



Description

The single port I/O is a serially addressed 8 bit Input/Output port that allows byte or individual bit control. It consists of three registers, an output buffer and control logic. Data is shifted in and out of the port via a shift register that utilizes the SPI (Serial Peripheral Interface) bus. The I/O port data flow is controlled by the Data Direction Register and data is stored in the Data Register that outputs or senses the logic levels at the buffered I/O pins. All inputs, including the serial interface are Schmitt triggered. The device also features a compare function that compares the data register and port

pin values for 4 programmable conditions and sets a software accessible flag if the condition is satisfied. The user also has the option of bit-set or bit-clear when writing to the data register.

The CDP68HC68P1 is supplied in 16 lead, hermetic, dual in line sidebraced ceramic (D suffix), 16 lead dual in line plastic (E suffix) and 16 lead, surface mount, (small outline), (M suffix) packages.

Maximum Ratings Absolute Maximum Values

DC Supply Voltage Range, (V_{DD})	-0.5V to +7V (Voltage Referenced to V_{SS} Terminal)
Input Voltage Range, All Inputs	-0.5V to V_{DD} +0.5V
DC Input Current, Any One Input	± 10 mA
Power Dissipation Per Package (P_D)	
$T_A = -40^\circ\text{C}$ to $+60^\circ\text{C}$ (Package Type E)	500mW
$T_A = +60^\circ\text{C}$ to $+85^\circ\text{C}$ (Package Type E)	Derate Linearly at 12mW/ $^\circ\text{C}$ to 200mW
$T_A = -55^\circ\text{C}$ to $+100^\circ\text{C}$ (Package Type D)	500mW
$T_A = +100^\circ\text{C}$ to $+125^\circ\text{C}$ (Package Type D)	Derate Linearly at 2mW/ $^\circ\text{C}$ to 200mW
$T_A = -40^\circ\text{C}$ to $+60^\circ\text{C}$ (Package Type M)*	300mW
$T_A = +60^\circ\text{C}$ to $+85^\circ\text{C}$ (Package Type M)*	Derate Linearly at 5mW/ $^\circ\text{C}$ to 175mW

Device Dissipation Per Output Transistor	100mW
T_A = Full Package Temperature Range (All Package Types)	
Operating Temperature Range (T_A)	
Package Type D	-55°C to $+125^\circ\text{C}$
Package Type E, M	-55°C to $+85^\circ\text{C}$
Storage Temperature Range (T_{STG})	-65°C to $+150^\circ\text{C}$
Lead Temperature (During Soldering)	$+265^\circ\text{C}$
At Distance $1/16 \pm 1/32$ In. (1.59 ± 0.79 mm) From Case for 10s Max	

*Printed circuit board mount: 57mm x 57mm minimum area x 1.6mm thick G10 epoxy glass, or equivalent.

CDP68HC68P1

RECOMMENDED OPERATING CONDITIONS AT $T_A = -40^\circ$ to $+85^\circ\text{C}$

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	ALL TYPES		
	MIN.	MAX.	
DC Operating Voltage Range	3	6	V
Serial Clock Frequency	f_{SCK}		MHz
	$V_{\text{DD}} = 3\text{ V}$	— 1.05	
	$V_{\text{DD}} = 4.5\text{ V}$	— 2.1	
Input Voltage Range	V_{IH}	— $V_{\text{DD}} + 0.3$	V
	V_{IL}	-0.3 —	




Fig. 1 - Single port I/O block diagram.




Fig. 2 - Single port I/O.

CDP68HC68P1

STATIC ELECTRICAL CHARACTERISTICS AT $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 3.3\text{ V} \pm 10\%$, Except as Noted

CHARACTERISTIC	CONDITIONS	LIMITS			UNITS	
		MIN.	TYP. •	MAX.		
Standby Device Current	I_{DDS}	—	1	15	μA	
Output Voltage High Level	V_{OH}	$I_{OH} = -0.4\text{ mA}$, $V_{DD} = 3\text{ V}$	2.7	—	V	
Output Voltage Low Level	V_{OL}	$I_{OL} = 0.4\text{ mA}$, $V_{DD} = 3\text{ V}$	—	0.3		
Input Voltage D0-D7						
Positive Trigger Threshold	V_P	—	1.85	2.4		
Negative Trigger Threshold	V_N	—	0.85	1.35		
Hysteresis	V_{IH}	—	0.85	1.25		
Input Voltage ID0, ID1, MOSI, SCK, $\overline{\text{CE}}$						
Positive Trigger Threshold	V_P	—	1.3	1.9		
Negative Trigger Threshold	V_N	—	0.8	1.2		
Hysteresis	V_{IH}	—	0.5	0.95		
Input Leakage Current	I_{IN}	—	—	± 1	μA	
3-State Output Leakage Current	I_{OUT}	—	—	± 10		
Operating Device Current	$I_{OPER\#}$	$V_{IN} = V_{IL}, V_{IH}$	—	0.1	1	mA
Input Capacitance	C_{IN}	$V_{IN} = 0\text{ V}$, $f = 1\text{ MHz}$, $T_A = 25^\circ\text{C}$	—	4	6	pF


• Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} . # Outputs open circuited; cycle time = Min. t_{cycle} , duty = 100%.

STATIC ELECTRICAL CHARACTERISTICS AT $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$, Except as Noted

CHARACTERISTIC	CONDITIONS	LIMITS			UNITS	
		MIN.	TYP. •	MAX.		
Standby Device Current	I_{DDS}	—	1	15	μA	
Output Voltage High Level	V_{OH}	$I_{OH} = -1.6\text{ mA}$, $V_{DD} = 4.5\text{ V}$	3.7	—	V	
Output Voltage Low Level	V_{OL}	$I_{OL} = 1.6\text{ mA}$, $V_{DD} = 4.5\text{ V}$	—	0.4		
Output Voltage High Level	V_{OH}	$I_{OH} \leq 20\ \mu\text{A}$, $V_{DD} = 4.5\text{ V}$	4.4	—		
Output Voltage Low Level	V_{OL}	$I_{OL} \leq 20\ \mu\text{A}$, $V_{DD} = 4.5\text{ V}$	—	0.1		
Input Voltage D0-D7						
Positive Trigger Threshold	V_P	—	2.15	3.05		
Negative Trigger Threshold	V_N	—	1.35	2		
Hysteresis	V_{IH}	—	0.8	1.2		
Input Voltage ID0, ID1, MOSI, SCK, $\overline{\text{CE}}$						
Positive Trigger Threshold	V_P	—	3.15	3.85		
Negative Trigger Threshold	V_N	—	1.7	2.25		
Hysteresis	V_{IH}	—	1.3	1.7		
Input Leakage Current	I_{IN}	—	—	± 1	μA	
3-State Output Leakage Current	I_{OUT}	—	—	± 10		
Operating Device Current	$I_{OPER\#}$	$V_{IN} = V_{IL}, V_{IH}$	—	0.2	2	mA
Input Capacitance	C_{IN}	$V_{IN} = 0\text{ V}$, $f = 1\text{ MHz}$, $T_A = 25^\circ\text{C}$	—	4	6	pF

• Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} . # Outputs open circuited; cycle time = Min. t_{cycle} , duty = 100%.

CDP68HC68P1



NOTE:
CPOL AND CPHA ARE BITS IN THE CDP68HC05C4 and CDP68HC05D2
MCU CONTROL REGISTER AND DETERMINE INACTIVE CLOCK
POLARITY AND PHASE. CPHA MUST ALWAYS EQUAL 1.

Fig. 3 - Data transfers utilizing clock input.

Introduction

The single port I/O is serially accessed via a 3 wire plus chip enable synchronous bus. It features 8 data pins that are programmed as inputs or outputs. Serial access consists of a two-byte operation. The first byte shifted in is the control byte that configures the device. The second transferred is the data byte that is read from or written to the data register or data direction register. This data byte can also be programmed to act as a mask to set or clear individual bits.

Functional Description

The single port I/O consists of three byte-wide registers, (data direction, data and shift) an input/output buffer and control logic circuitry. (See fig. 1, block diagram). Data is transferred between the I/O data and data direction registers via the shift register. Once the I/O port is selected, the first byte shifted in to the shift register is the control byte that register selects, (the Data or Data direction register), determines data transfer direction (read or write) and sets the compare feature and function (mask or data) of the byte immediately following the control byte, the data byte. (See Addressing the Single Port I/O) Each bit of the data register may be individually programmed as an input or output. A logic low in a data direction bit programs that pin as an input, a logic high makes it an output. A read operation of data register pins programmed as inputs reflects the current logic level present at the buffered port pins. A read operation of those data register pins programmed as outputs indicates the last value written to that location. At power-up, all port

pins are configured as unterminated inputs. Two chip identify pins are used to allow up to 4 I/O ports to share the same chip enable signal. The first two bits shifted in are compared with the hardwired levels at the chip identify pins to enable the selected I/O for serial data transfer. Note that when chip enable becomes true, the compare flag is latched for all devices sharing the same chip enable.

Compare Function

The value of a port pin (D0-D7), configured as an input, is compared with the corresponding bit value (DR0-DR7) stored in the Data Register. Pins configured as outputs are assumed to have the same value as the corresponding bit stored in the Data Register. The compare function is programmed via C01 and C00 (CM1, CM0) of the Address Byte. The following values for CM1 and CM0 will sense one of four separate conditions:

CM1	CM0	Condition
0	0	- at least one non-match
0	1	- all match
1	0	- all are non-match
1	1	- at least one match

The compare flag is set to one when the programmed condition is satisfied. Otherwise, the flag is cleared to zero. The compare flag is latched when the device is enabled (a transition of CE from "High" to "Low").

6
SPI SERIAL BUS
PERIPHERALS

CDP68HC68P1

Data Format

During write operations, the data byte that follows the control byte is normally the data word that is transferred to the data or data direction register. Control bits 2 and 3 (DF0

and DF1) change the interpretation of this data as listed below. Note that one or more bits can be set or cleared in either register without having to write to bits not requiring change.

C03 DF1	C02 DF0	OPERATION
0	X	Data following the control word will be written to the selected register.
1	0	Data following the control word is a mask. Those bits which are a 1 will cause that register flip-flop to be cleared to 0. Those which are a 0 will cause that register flip-flop to be unchanged.
1	1	Data following the control word is a mask. Those bits which are a 1 will cause that register flip-flop to be set to 1; those which are a 0 will cause that register flip-flop to be unchanged.

for example,

CONTROL	DATA	PREVIOUS REGISTER VALUE	NEW REGISTER VALUE
C07 C06 C05 1 0 X C01 C00	11110000	10101010	11110000
C07 C06 C05 1 1 1 C01 C00	11110000	10101010	11111010
C07 C06 C05 1 1 0 C01 C00	11110000	10101010	00001010
C07 C06 C05 1 1 X C01 C00	00000000	10101010	10101010

X = Don't Care

Addressing the Single Port I/O

The Serial Peripheral Interface (SPI) utilized by the I/O Port is a serial synchronous bus for control and data transfers. It consists of a SCK clock input pin that shifts data out of the I/O port (MISO, MASTER IN, SLAVE OUT) and latches data presented at the input pin, MOSI (master out, slave in). Data is transferred most significant bit first. There is one SCK clock for each bit transferred and bits are transferred in groups of eight.

When the I/O port is selected by bringing the chip enable pin low, the logic level at the SCK input is sampled to determine the internal latching and shift polarity for input and output signals on the SPI. (See Fig. 3).

The first byte shifted in when the chip is selected is always the control byte followed by one or more bytes that become data or a mask for the data and data direction register. As the control byte is being shifted in on the MOSI line, data on the MISO line shifts out. (See Fig. 4).




Fig. 4 - Control byte.

CDP68HC68P1

C07 (ID1), C06 (ID0): Chip-Identify bits

C05 (RS): Register Select. When RS is low, the data register is selected. When RS is high, the Direction Register is selected.

C04 (\bar{R}/\bar{W}): Read/Write. Low when data is to be transferred from the SPI I/O to the CPU (read) and high when the I/O is receiving data from the CPU (write).

C03 (DF1), C02 (DF0): Data Format Bits. These have meaning only when \bar{R}/\bar{W} is high. During a write operation, DF1 and DF0 control how the byte following the control word is interpreted. See "DATA FORMAT".

C01 (CM1), C00 (CM0): Compare Mode Select. These bits select one of four events which will set the internal Condition Flag. (See "COMPARE OPERATION")

Read Operation

During a read operation, the CPU transfers data from the I/O by first sending a control byte on the MOSI line while the

chip-selected I/O sends compare information followed by one or more data bytes on the MISO line.





Fig. 5 - Read bytes.

The selected register will be continuously read if \bar{CE} is held low after the first data byte is shifted out.

Write Operation

During a write operation, the data byte follows the control byte for the selected register. While this byte is being shifted in, old data from that register is shifted out. If CE remains

low after the data byte is shifted in, MISO becomes high impedance and the new data is placed in the selected register.



At the time the eighth data bit is strobed into the data pins (D0-D7) will change as indicated in Fig. 7.

Fig. 6 - Write bytes.




Fig. 7 - Port-pin data changes.

Pin Description

ID0, ID1

Chip identify pins, normally tied to V_{DD} or V_{SS} . The 4 possible combinations of these pins allow 4 I/Os to share a common chip enable. When the levels at these pins match those of the identify bits in the control word, the serial bus is enabled. The chip identify pins will retain their previous logic state if the lines driving them become Hi-Z.

MISO

Master-in, Slave out pin. Data bytes are shifted out at this pin most significant bit first. When the chip enable signal is high, this pin is Hi-Z.

MOSI

Master-out, Slave in pin. Data bytes are shifted in at this pin most significant bit first. This pin will retain its previous logic state if its driving line becomes Hi-Z.

SCK

Serial clock input. This input causes serial data to be latched from the MOSI input and shifted out on the MISO output.

CDP68HC68P1

$\overline{\text{CE}}$

A negative chip enable input. A high to low transition on this pin latches the inactive SCK polarity and compare flag and indicates the start of a data transfer. The serial interface logic is enabled only when CE is low. This pin will retain its previous logic state if its driving line becomes Hi-Z.

D0-D7

I/O Port pins. Individual programmable inputs or outputs.


V_{DD} and V_{SS}

Positive and negative power supply line.

All pins except the power supply lines and MISO have Schmitt-trigger buffered inputs.

DYNAMIC ELECTRICAL CHARACTERISTICS - BUS TIMING $V_{DD} \pm 10\%$, $V_{SS} = 0 \text{ V dc}$, $T_A = -40^\circ \text{ to } +85^\circ \text{ C}$, $C_L = 200 \text{ pF}$.
See Figs. 8 and 9.

CHARACTERISTIC		LIMITS (ALL TYPES)				UNITS
		$V_{DD} = 3.3 \text{ V}$		$V_{DD} = 5 \text{ V}$		
		MIN.	MAX.	MIN.	MAX.	
Chip Enable Set-Up Time	t_{EVCV}	200	—	100	—	ns
Chip Enable after Clock Hold Time	t_{CVEX}	250	—	125	—	
Clock Width High	t_{WH}	400	—	200	—	
Clock Width Low	t_{WL}	400	—	200	—	
Data In to Clock Set-Up Time	t_{DVCV}	200	—	100	—	
Data In after Clock Hold Time	t_{CVDX}	200	—	100	—	
Clock to Data Propagation Delay	t_{CVDV}	—	200	—	100	
Chip Disable to Output High Z	t_{EXQZ}	—	200	—	100	
Output Rise Time	t_r	—	200	—	100	
Output Fall Time	t_f	—	200	—	100	
Clock to Data Out Active	t_{CVQX}	—	200	—	100	
Clock Recovery Time	t_{REC}	200	—	200	—	



92CM-40398

Fig. 8 - Write cycle timing waveforms.

CDP68HC68P1




Fig. 9 - Read cycle timing waveforms.

CDP68HC68R1 CDP68HC68R2


CMOS 128 Word (CDP68HC68R1) and
256 Word (CDP68HC68R2) by 8-Bit Static RAMs

January 1991

Features

- Fully Static Operation
- Operating Voltage Range3V to 5.5V
- Typical Standby Current 1 μ A
- Directly Compatible with Harris/Motorola SPI Bus
- Separate Data Input and Three State Data Output Pins
- Input Data and clock buffers Gated Off with Chip Enable
- Automatic Sequencing for Fast Multiple Byte Accesses
- Low Minimum Data Retention Voltage 2V
- Wide Operating Temperature Range: -40°C to +85°C

Pinout







Description

The CDP68HC68R1 and CDP68HC68R2 are 128 word and 256 word by 8-bit static random access memories, respectively. The memories are intended for use in systems utilizing a synchronous serial three wire (clock, data in, and data out) interface where minimum package size, interconnect wiring, low power, and simplicity of use are desirable. These parts will interface directly with CDP68HC05D2, CDP68HC05C4, and CDP68HC05C8 microcomputers (providing the CPHA bit in the micro-computer's SPI Control Register is set equal to 1). The

CDP68HC68R1 and CDP68HC68R2 are also compatible with general purpose microcomputers, including the CDP1804A and CDP6805 family, by utilizing I/O bits for the SPI (Serial Peripheral Interface) bus. Other industry microcomputers such as the 80C51 can also interface to these serial RAMs.

The CDP68HC68R1 and CDP68HC68R2 are supplied in 8 lead plastic Mini DIP packages. (E suffix).

TRUTH TABLE

MODE	SIGNAL				
	CE	SS	SCK	MOSI	MISO
Disabled and Reset	L X	X H	Input Disabled	Input Disabled	High Z
Read or Write	H	L	CPOL = 0,  CPOL = 1, 	Data Bit Latch	High Z During Write, Current Data Bit During Read
Shift	H	L	CPOL = 0,  CPOL = 1, 	X	Next Data Bit

NOTE: MISO remains at a High Z until 8 bits of data are ready to be shifted out during a Read and it remains at a High Z during the entire Write cycle. The CPHA bit must be set = 1 in the Serial Peripheral control register of 6805 microcomputers in order to communicate with these devices.

CDP68HC68R1, CDP68HC68R2

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD}):	
(All voltage values referenced to V_{SS} terminal)-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS-0.5 to $V_{DD} +0.5$ V
DC INPUT CURRENT, ANY ONE INPUT ± 10 mA
POWER DISSIPATION PER PACKAGE (P_D):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) 500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ 100 mW
OPERATING-TEMPERATURE RANGE (T_A):	
PACKAGE TYPE E -40° to $+85^\circ\text{C}$
STORAGE TEMPERATURE RANGE (T_{stg}) -65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. (1.59' 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$

OPERATING CONDITIONS at $T_A = -40^\circ$ to $+85^\circ\text{C}$

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	ALL TYPES		
	MIN.	MAX.	
DC Operating Voltage Range	3	5.5	V
Input Voltage Range	V_{IH}	$0.7 V_{DD}$	
	V_{IL}	-0.3	
Serial Clock Frequency	f_{sck}	1.05	MHz
	$V_{DD}=3$ V	—	
	$V_{DD}=4.5$ V	2.1	

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 3.3$ V $\pm 10\%$, Except as Noted

CHARACTERISTIC	CONDITIONS	LIMITS						UNITS
		CDP68HC68R1			CDP68HC68R2			
		MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	
Standby Device Current I_{DDS}	—	—	1	15	—	1	50	μA
Output Voltage High Level V_{OH}	$I_{OH} = -0.4$ mA, $V_{DD} = 3$ V	2.7	—	—	2.7	—	—	V
Output Voltage Low Level V_{OL}	$I_{OL} = 0.4$ mA, $V_{DD} = 3$ V	—	—	0.3	—	—	0.3	
Input Leakage Current, I_{IN}	—	—	*	± 1	—	*	± 1	μA
3-State Output Leakage Current, I_{OUT}	—	—	—	± 10	—	—	± 10	
Operating Device Current $I_{OPER}^\#$	$V_{IN} = V_{IL}, V_{IH}$	—	5	10	—	5	10	mA
Input Capacitance, C_{IN}	$V_{IN} = 0$ V, $f = 1$ MHz, $T_A = 25^\circ\text{C}$	—	4	6	—	4	6	pF

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

#Outputs open circuited; cycle time = Min. t_{cycle} , duty = 100%.

*Typical input current values (high and low) for pins 1, 5, 6, 7, approximately 100 nA due to presence of feedback transistor.

Pin 6 is an exception - $I_{in}(\text{high})$ typically 1 nA.

CDP68HC68R1, CDP68HC68R2

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 5\text{ V} \pm 10\%$, Except as Noted

CHARACTERISTIC	CONDITIONS	LIMITS						UNITS
		CDP68HC68R1			CDP68HC68R2			
		MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	
Standby Device Current I_{DDS}	—	—	1	15	—	1	50	μA
Output Voltage High Level V_{OH}	$I_{OH} = -1.6\text{ mA}$, $V_{DD} = 4.5\text{ V}$	3.7	—	—	3.7	—	—	V
Output Voltage Low Level V_{OL}	$I_{OL} = 1.6\text{ mA}$, $V_{DD} = 4.5\text{ V}$	—	—	0.4	—	—	0.4	
Output Voltage High Level V_{OH}	$I_{OH} \leq 10\ \mu\text{A}$, $V_{DD} = 4.5\text{ V}$	4.4	—	—	4.4	—	—	
Output Voltage Low Level V_{OL}	$I_{OL} \leq 10\ \mu\text{A}$, $V_{DD} = 4.5\text{ V}$	—	—	0.1	—	—	0.1	
Input Leakage Current, I_{IN}	—	—	*	± 1	—	*	± 1	
3-State Output Leakage Current, I_{OUT}	—	—	—	± 10	—	—	± 10	μA
Operating Device Current $I_{OPER}^\#$	$V_{IN} = V_{IL}, V_{IH}$	—	5	10	—	5	10	mA
Input Capacitance, C_{IN}	$V_{IN} = 0\text{ V}$, $f = 1\text{ MHz}$, $T_A = 25^\circ\text{C}$	—	4	6	—	4	6	pF

*Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

#Outputs open circuited; cycle time = Min. t_{cycle} , duty = 100%.

*Typical input current values (high and low) for pins 1, 5, 6, 7, approximately 100 nA due to presence of feedback transistor.

Pin 6 is an exception - $I_{in}(\text{high})$ typically 1 nA.

PIN SIGNAL DESCRIPTION

SCK (Serial Clock Input)* - This input causes serial data to be latched from the MOSI input and shifted out on the MISO output.

MOSI (Master Out/Slave In)* - Data bytes are shifted in at this pin most significant bit (MSB) first.

MISO (Master In/Slave Out)* - Data bytes are shifted out at this pin most significant bit (MSB) first.

\overline{SS} (Slave Select)* - A negative chip select input. A high level at this input holds the serial interface logic in a reset state.

CE (Chip Enable)** - A positive chip enable input. A low level at this input holds the serial interface logic in a reset state.

CE · \overline{SS} - This is a logical function of CE and \overline{SS} used throughout this data sheet to simplify diagrams. $\text{CE} \cdot \overline{\text{SS}} = 1$ when pin 5 is low and pin 6 is high. $\text{CE} \cdot \overline{\text{SS}} = 0$ at all other times.

*These inputs will retain their previous state if the line driving them goes into a HIGH-Z state.

**The CE input has an internal pull-down device—if the input is driven to a low state before going to a HIGH Z.

FUNCTIONAL DESCRIPTION

The Serial Peripheral Interface (SPI) utilized by the CDP68HC68R1 and CDP68HC68R2, is a serial synchronous bus for address and data transfers. The clock, which is generated by the microcomputer, is active only during address and data transfers. In systems using the CDP68HC05C4, CDP68HC05C8 or CDP68HC05D2, the inactive clock polarity is determined by the CPOL bit in the microcomputer's control register. A unique feature of the CDP68HC68R1 and CDP68HC68R2 is that they automatically determine the level of the inactive clock by sampling SCK when $\text{CE} \cdot \overline{\text{SS}}$ becomes active (see Fig. 1). Input data (MOSI) is latched internally on the Internal Strobe edge and output data (MISO) is shifted out on the

Shift edge, as defined by Fig. 1. There is one clock for each data bit transferred (address as well as data bits are transferred in groups of 8).

ADDRESS AND DATA FORMAT

The address and data bytes are shifted MSB first into the serial data input (MOSI) and out of the serial data output (MISO). The Address/Control byte (see Fig. 2b) contains a Write/Read bit and a 7-bit address. Any transfer of data requires an Address/Control byte to specify a RAM location, followed by one or more bytes of data. Data is transferred out of MISO for a Read and into MOSI for a Write. Address/Control bytes are recognizable because they are the first byte transferred following a valid $\text{CE} \cdot \overline{\text{SS}}$ (except for Page select bytes, see PAGE SELECTION). To transmit a new address, $\text{CE} \cdot \overline{\text{SS}}$ must first go false and then true again.






Fig. 1 - Serial RAM clock (SCK) as a function of MCU clock polarity (CPOL).

CDP68HC68R1, CDP68HC68R2

a. Page/Device Byte (CDP68HC68R2 Only)



b. Address/Control Byte



A0-A6 The seven least significant RAM address bits, sufficient to address 128 bytes.

W/R Read or Write data transfer control bit.

W/R = 0 initiates one or more memory read cycles. W/R = 1 initiates one or more memory write cycles.

c. Data Byte





Fig. 2 - Serial byte format.

PAGE SELECTION (CDP68HC68R2 Only)

For the CDP68HC68R2, a Page/Device byte is sent from the microcomputer before the Address/Control byte. Because the Address/Control byte is limited to 128 addresses, the CDP68HC68R2 is divided into two 128-byte pages. A page select is accomplished by enabling the CDP68HC68R2, transmitting the Page/Device Select byte (see Fig. 2a), and finally disabling the device prior to any more data transfers. The Page/Device byte is recognizable because it is the only time that a single byte is transferred to the RAM before CE-SS is disabled (see Fig. 3). The page select is latched and remains until changed or is incremented during a burst transfer (see next section).

ADDRESS AND DATA


Data transfers can occur one byte at a time (Fig. 4) or in a multi-byte burst mode (Fig. 5). After the chip is enabled, an address word is sent to select one of the 128 bytes (on the selected page) and specify the type of operation (i.e., Read or Write). For a single byte Read or Write (Fig. 4), one byte is transferred to or from the location specified in the Address/Control byte; the device is then disabled. Additional reading or writing requires re-enabling the RAM and providing a new Address/Control byte. If the RAM is not disabled, additional bytes can be read or written in a burst mode (Fig. 5). Each Read or Write cycle causes the latched



* SCK CAN BE EITHER POLARITY.

92CM-37713

Fig. 3 - Page/Device Select byte transfer waveforms.



92CM-37717

Fig. 4 - Single-byte transfer.

CDP68HC68R1, CDP68HC68R2

RAM address to automatically increment. Incrementing continues after each transfer until the device is disabled. After incrementing to 7FH on the CDP68HC68R1 or to FFH on the CDP68HC68R2, the address will recycle to 00H and

continue. Note that incrementing past 7FH on the CDP68HC68R2 causes the address to go to location 80H (i.e., location 00H of page 1). The programmer must take care to keep track when crossing page boundaries.





Fig. 5 - Multiple-byte transfers.

92CM-37718

DYNAMIC ELECTRICAL CHARACTERISTICS - BUS TIMING $V_{DD} \pm 10\%$,
 $V_{SS} = 0\text{ V dc}$, $T_A = -40^\circ\text{ to }+85^\circ\text{ C}$, $C_L = 200\text{ pF}$. See Figs. 6, 7 and 8.


IDENT. NUMBER	CHARACTERISTIC	LIMITS (ALL TYPES)				UNITS	
		$V_{DD}=3.3\text{ V}$		$V_{DD}=5\text{ V}$			
		Min.	Max.	Min.	Max.		
①	Chip Enable Set-Up Time	t_{EVCV}	200	—	100	—	ns
②	Chip Enable after Clock Hold Time	t_{CVEX}	250	—	125	—	
③	Clock Width High	t_{WH}	400	—	200	—	
④	Clock Width Low	t_{WL}	400	—	200	—	
⑤	Data In to Clock Set-Up Time	t_{DVCV}	200	—	100	—	
⑥	Data In after Clock Hold Time	t_{CVDX}	200	—	100	—	
⑦	Clock to Data Propagation Delay	t_{CVDV}	—	200	—	100	
⑧	Chip Disable to Output High Z	t_{EXQZ}	—	200	—	100	
⑪	Output Rise Time	t_r	—	200	—	100	
⑫	Output Fall Time	t_f	—	200	—	100	
Ⓐ	Clock to Data Out Active	t_{CVAX}	—	200	—	100	
Ⓑ	Clock Recovery Time	t_{REC}	200	—	200	—	

CDP68HC68R1, CDP68HC68R2




92CS-37714

Fig. 6 - Page/Device byte timing waveforms.



92CM-37715

Fig. 7 - WRITE cycle timing waveforms.



92CM-37716

Fig. 8 - READ cycle timing waveforms.

DATA RETENTION CHARACTERISTICS at $T_A = -40^\circ$ to $+85^\circ\text{C}$

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		ALL TYPES			
		MIN.	MAX.		
Minimum Data Retention Voltage	V_{DR}	$CS \geq V_{DD} - 0.2\text{ V}$	2	—	V
Data Retention Quiescent Current	I_{DDDR}	$V_{DD} = 2\text{ V},$ $CE = V_{SS}$	—	1	μA

6
SPI SERIAL BUS PERIPHERALS

December 1994

Serial Multiplexed Bus Interface

Features

- Differential Bus for Minimal EMI
- High Common Mode Noise Rejection
- Ideal for Twisted Pair Wiring
- Data Collision Detection
- Bus Arbitration
- Idle Detection
- Programmable Clock Divider
- Power-On Reset

Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
CDP68HC68S1E	-40°C to +105°C	14 Lead PDIP
CDP68HC68S1M	-40°C to +105°C	20 Lead SOIC (W)

Description

The CDP68HC68S1 Serial Bus Interface Chip (SBIC) provides a means of interfacing in a Small Area Network configuration, various microcomputers (MCU's) containing serial ports. Such MCU's include the family of 68HC05 microcontrollers. The SBIC provides a connection from an MCU's Serial Communication Interface (asynchronous UART type interface) or Serial Peripheral Interface (synchronous) to a medium speed asynchronous two wire differential signal bus designed to minimize electromagnetic interference. This two wire bus forms the network bus to which all MCU's are connected (through SBI chips). See Figure 1. Each MCU operates independently and may be added or deleted from the bus with little or no impact on bus operation. Such a bus is ideal for inter-microcomputer communication in hazardous electrical environments such as automobiles, aircraft or industrial control systems.



In addition to acting as bus arbiter and interface for microcomputer SCI port to differential bus communication, the CDP68HC68S1 contains all the circuitry required to convert and synchronize Non-Return-to-Zero (NRZ) 8-bit data received on the differential bus and clock the data into a microcomputer's SPI port. Likewise, data to be sent by a microcomputer's SPI port is converted to asynchronous format by appending start and stop bits before transmitting to other microcomputers.

Refer to the data sheet for the CDP68HCO5C4 for additional information regarding CDP68HCO5 microcomputers and their Serial Communications and Serial Peripheral Interfaces.

The CDP68HC68S1 is supplied in a 14 lead dual-in-line plastic package (E suffix), and in a 20 lead small outline plastic package (M suffix).


Operating voltage ranges from 4V to 7V and operating temperature ranges from -40°C to +105°C.

Pinouts



CDP68HC68S1

Block Diagram



Specifications CDP68HC68S1

Absolute Maximum Ratings

Supply Voltage (V_{DD})	-0.3V to +7.0V
Input Voltage (V_{IN})	$V_{SS} - 0.3V$ to $V_{DD} + 0.3V_{DC}$
DC Input Current (I_{IN})	$\pm 10mA$

Thermal Information

Thermal Resistance	θ_{JA}
Plastic DIP Package	100°C/W
Plastic SOIC Package	120°C/W
Storage Temperature Range (T_{STG})	-55°C to +125°C
Lead Temperature (Soldering 10s)	+265°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

Operating Temperature (T_A)	-40°C to +105°C	DC Operating Voltage Range (V_{DD})	+4V to +7V
---------------------------------	-----------------	---	------------

DC Electrical Specifications

$T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$ Unless Otherwise Noted. External Bias (V_O) shall be 1.8V to 3.13V Unless Otherwise Noted.

PARAMETERS	SYMBOLS	TEST CONDITIONS	MIN	MAX	UNITS
SIGNAL I/O SECTION					
Output Voltage High Level	V_{OL}	Open Circuit	-	0.05	V_{DC}
Output Voltage Low Level	V_{OH}	Open Circuit	$V_{DD} - 0.05$	-	V_{DC}
Input Voltage Low Level	V_{IL}		-	$0.3V_{DD}$	V_{DC}
Input Voltage High Level	V_{IH}		$0.7V_{DD}$	-	V_{DC}
Output High Drive (Source) Current (REC Pin)	I_{OH}	$V_{OH} = 4.6V, V_{DD} = 5V$	-0.12	-	mA
Output High Drive (Source) Current (IDLE, Control Pins)	I_{OH}	$V_{OH} = 4.6V, V_{DD} = 5V$	-0.04	-	mA
Output Low Drive (Sink) Current (IDLE, Control, REC)	I_{OL}	$V_{OH} = 0.4V, V_{DD} = 5V$	0.36	-	mA
DIFFERENTIAL TRANSCIEVER (SEE FIGURE 4) TRANSMITTER					
BUS+	I_{AOL}	$V_O = V_{DD}/2, R_L = 120\Omega$	2.75	-	mA
	I_{AOH}	$V_O = V_{DD}/2, R_L = 120\Omega$	-1.0	1.0	μA
BUS-	I_{BOL}	$V_O = V_{DD}/2, R_L = 120\Omega$	-	-2.75	mA
	I_{BOH}	$V_O = V_{DD}/2, R_L = 120\Omega$	-1.0	1.0	μA
$I_{AOL} - I_{BOL}$ Match	I_M	$V_O = V_{DD}/2, R_L = 120\Omega, V_{DD} = 5V \pm 0.5V$	-	5	%
Output Rise Time (BUS+)	t_R	$V_{DD} = 5V, C_L = 25pF$	-	1.5	μs
Output Fall Time (BUS-)	t_F	$V_{DD} = 5V, C_L = 25pF$	-	1.5	μs
Transition match (50% Point)	t_M	$V_{DD} = 5V, C_L = 25pF$	-50	50	ns
RECEIVER					
Differential Sensitivity	V_{IDH}	$V_O = 2.5V, R_L = 120\Omega, V_{DD} = 5V$	-	120	mV
	V_{IDL}	$V_O = 2.5V, R_L = 120\Omega, V_{DD} = 5V$	20	-	mV
Hysteresis (Within V_{IDH}, V_{IDL} Limits)	V_H	$V_O = 2.5V, R_L = 120\Omega, V_{DD} = 5V$	20	-	mV
Propagation Delay	t_P	$V_{IDH} = 120mV, V_{DD} = 5V$	-	700	ns
Out of Range	V_{AX}	$V_{DD} = 5V$	3.8	-	V
	V_{MIN}	$V_{DD} = 5V$	-	1.2	V
Quiescent Device Current	I_{DD}	$V_{DD} = 0V, V_O = 2.5V$	-10	10	μA
Clock Speed	f_{OP}	$V_{DD} = 5, R_L = 120\Omega, C_L = 25pF$	-	TBD (Note)	MHz

NOTE: Although 1MHz is generally used as an example throughout this datasheet, the maximum speed limit may be higher and depends upon user's noise tolerance requirements.

The Serial Bus IC offers the user three possible modes of operation as defined by Table 1 - SCI (Note 1), SPI, and Buffered SPI. Also included is a "three-state mode" entered by pulling the CS pin high while in the Buffered SPI mode. As the name implies, the SCI mode is used when communicating through the microcomputer's SCI port. In this mode, asynchronous NRZ data format (1 start bit, 8 data bits 'least significant bit first', and 1 stop bit) and baud rate remain the same on each "side" of the SBIC, i.e. to and from the micro and to and from the differential network bus.

TABLE 1. MODE AND CHIP SELECT DEFINITION

SBI CHIP MODE	MODE PIN	CS PIN
SCI	1	1
SPI	1	0
Buffered SPI	0	0
Three-State (Note 2)	0	1

NOTES:

1. SCI is the UART interface of a 68HC05 MCU. The CDP68HC68S1 is compatible with most UART devices.
2. The three-state mode is only entered when using the Buffered SPI mode. In the three-state mode, only the XMIT, REC, and SCK pins are three-stated. The CONTROL and IDLE pins are always active.

During data transmission, while a byte is being transmitted from the MCU through the SBI chip onto the differential bus, it is also reflected and simultaneously received back at the micro, (this is required for bus arbitration as described later).




FIGURE 1. POSSIBLE NETWORK CONFIGURATION-VARIOUS MICROCOMPUTERS USING SBI CHIPS TO COMMUNICATE ALONG DIFFERENTIAL BUS.

In addition to performing a framing error check in the SCI mode, other advantages gained by using the SBIC (in any mode) include greater system EMI tolerance and automatic

bus "monitoring". The Serial BUS Interface chip handles bus arbitration, data collision detection, and provides short circuit protection.

A 68HC05 MCU's SPI port may instead be used for bus communication. Two modes of SPI operation are available with the SBIC - one essentially places the 68HC05 microcomputer in the slave mode and the other allows the MCU to remain a master. In the normal SPI mode the SBIC acts as a master and supplies a data-synchronizing serial clock signal to the micro (which operates in the slave mode) for shifting data in or out of the micro's 8-bit SPI data register. Again, baud rates are the same on each side of the SBIC, however, the user must reverse the bit order of a byte transmitted or received via the SPI port due to the SPI's most significant bit first serial data nature. In addition, since the user microcomputer is operating in the slave mode it must signal the SBI chip (by pulling the CONTROL line low) to initiate a transmission. As in the SCI mode, during a transmission, the byte originally in the SPI data register is replaced by the byte reflected from the bus.

Transmission and reception of data in the Buffered SPI mode allows the user to free the micro's SPI port by allowing fast data communication (1M bits/second) between the SPI port and SBIC. For instance, if the MCU is transmitting, the SBIC converts the data stream from the MCU's SPI port to a slower speed for transmission along the differential bus when the bus becomes idle. Data speed conversion is accomplished via a 2 byte (16-bit) data buffer register residing in the serial bus chip. In this mode the MCU operates as a master and provides the serial clock signal to the slave SBIC peripheral. After fast data has been sent to or received from the SBIC, the micro can pull the SBIC's CS pin high (placing the SBIC chip in the three-state mode) and then use the SPI port to access other SPI peripherals.

All transfers between the user MCU and the SBIC in the Buffered SPI mode consist of 2 bytes, i.e. a message consists of an even number of 8-bit transfers. A microcomputer wishing to transmit loads 2 bytes into the serial bus IC data register and then pulls the control pin low to initiate transmission. During transmission the 2 bytes placed into the buffer are replaced by the two reflected bytes received from the bus. After every 2 byte transmission the user micro should transfer the two reflected bytes out of the buffer and the next 2 bytes to be transmitted into the buffer.

TABLE 2. CLOCK PROGRAMMING

CLOCK INPUT DIVIDE FACTOR	A PIN	B PIN
+ 1	0	0
+ 2	0	1
+ 4	1	0
+ 10	1	1

CDP68HC68S1

Functional Pin Description

PIN NUMBER	SYMBOL	IN/OUT	DESCRIPTION
1	CLK	Input	This is the clock input that shall be divided by the SBIC (as described in Table 2) and used as an internal synchronizing clock. The internal clock is then further divided by 128 to determine baud rate, i.e. 128 internal clock periods constitute 1-bit length.
2, 3	A and B	Input	Programming inputs of the clock divider. These inputs are tied to +V _{DD} or V _{SS} depending upon speed of external clock source. (See Table 2)
4	Mode	Input	This input shall be used in conjunction with \overline{CS} input to define the mode of operation (see Table 1). It may be permanently wired to +V _{DD} or V _{SS} or driven high or low by MCU I/O lines.
5, 6	BUS+ and BUS-	Input/Output	This is the two wire differential bus I/O used to transmit and receive data to and from the differential bus. BUS+ is both responsive to, or driven positive by sourcing current from an externally established bias point. This sourcing current matches the BUS- I/Os sinking current. BUS- is both responsive to, or driven negative by sinking current from an externally established bias point. This sinking current matches the BUS+ I/Os sourcing current.
14, 7	V _{DD} and V _{SS}	-	Power and ground reference are supplied to the device via these pins. V _{DD} is power and V _{SS} is ground.
8	XMIT	Input	In the SCI mode this data input shall come from the microcomputer standard NRZ asynchronous communications output port (68HC05 SCI port pin TxD). In the SPI modes, it shall come from the microcomputer's synchronous output port (68HC05 SPI port pin MOSI or MISO).
9	REC	Output	In the SCI mode this data output shall be fed into the microcomputer asynchronous communications input port (68HC05 SCI port pin RxD). In the SPI modes it shall be fed into the microcomputer's synchronous input port (6805 SP1 port pin MOSI or MISO).
10	SCK	Input/Output	In the SCI mode, this I/O is not required. In both SPI modes this pin is connected to the 68HC05's SPI port SCK pin. In the normal SPI mode, the SBIC shall produce shift clock pulses via this pin for synchronously shifting data into and out of the microcomputer. In the Buffered SPI mode this pin is an input and the microcomputer shall generate the shift clock pulses. Figure 3 shows the relationship between the serial clock signal and other SBIC signals in the SPI mode.
11	\overline{CS}	Input	This input shall be used in conjunction with the mode input and shall be used as a chip select (see Table 1). It may be permanently wired to +V _{DD} or V _{SS} or driven high or low by MCU I/O lines.
12	\overline{IDLE}	Input/Output	The microcomputer shall monitor this signal to determine the bus condition and also pull this line low to generate a break. The \overline{IDLE} signal goes low when the bus is idle (after sensing an End of Message condition) and high when the bus is active. On reset, this pin is set to a logic zero.
13	Control	Input/Output	The microcomputer shall monitor this I/O pin in the SPI mode to handle transmission and reception of data. In the SCI and SPI modes, as an output, this pin will go low to indicate that a data byte is currently active on the bus. In the Buffered SPI mode the control pin indicates whether the user microcomputer has current access to the SBI chip's internal 2 byte buffer (signified by a logic high on the control pin). In both SPI modes the control pin is also effective as an input. In these modes the control pin is pulled low by the user microcomputer to initiate a transmit operation by the SBIC. The control pin is normally high when the bus is inactive. On reset, this pin is set to a logic high.

Differential Transceiver Cell

The differential transceiver is a serial interface device which accepts digital signals and translates this information for transmitting on the two wire differential bus.

The transmitter section (shown in Figure 4), when transmitting, provides matched constant current sources to the bus "+" and bus "-" I/O sourcing and sinking respectively. When transmitting, a logic zero at the "transmit data" input causes the bus "+" I/O to provide source current and the bus "-" I/O to provide a matched sink current. A logic one at the "transmit data" input causes the bus "+" and bus "-" I/Os to simultaneously provide a high impedance state. The bus depends on external resistor components for bias and termination. Recommended resistor sizes are shown in Figure 4.




FIGURE 4. DIFFERENTIAL DRIVER/RECEIVER

A zero transmitted on the bus will appear as a large voltage drop across the BUS+ and BUS- pins, i.e. BUS+ might typically sit at +2.8V and BUS- at +2.2V for a logic zero. For a logic level one, the SBI actually three-states the BUS+ and BUS- pins and relies on external resistors to bias the bus lines. The lines are both biased to sit at approximately 2.5V with a small (perhaps 20mV) voltage drop across the two lines. In this condition the BUS- line actually sits at a slightly higher potential than the BUS+ line. See Figure 5. Thus, the

bus actually "floats" to a logic level one, but must be driven to a logic level zero. Logic 0-bits always dominate over logic 1-bits on the bus. If two MCU's simultaneously transmit a zero and a one on the bus, the zero will override the one and the bus will merely appear to be transmitting a zero. The "marking" or idle signal on the bus is a logic one. If the bus is idle or if a micro is sending a logic one, then a one will appear on the bus.

In addition to the transmission of data, the differential transceiver accepts at its bus "+" and bus "-" I/Os, serial differential data which is translated into the standard digital logic levels. This reception of data also occurs while transmitting, thus reflecting the data seen on the bus back into the SBIC data register.





FIGURE 5.

The differential transceiver cell allows bus activity by other devices on the bus "+" and bus "-" I/Os when power to the cell is shut off. Therefore, this powered off condition places the transceiver outputs, BUS "+" and BUS "-", in a high impedance state. When the cell is either being powered up or down, with or without bus activity, SCR latch-up protection is provided such that this activity is not affected.



NOTES:

1. The control signal at the transmitting node.
2. The control signal at the receiving node.
3. There is a delay between the control pin being pulled low and the actual beginning of the start bit.
4. If the control pin is again pulled low before the end of the stop bit, then the next start bit will begin at the end of the previous stop bit.

FIGURE 3. SCK, CONTROL, AND IDLE SIGNALS DURING THE SPI MODE OF OPERATION

Receive data is an output from the differential transceiver cell. It is the output of a differential amplifier which decodes the bus "+" and "-" I/O. When the bus "+" and "-" has been driven positive and negative respectively to a differential voltage value greater than V_{IDH} , the output of the differential amplifier is a logic one, which is inverted and considered a 0-bit from the bus. Otherwise, for level below V_{IDL} , the differential amplifier output is a logic zero, which, in turn, is inverted and considered a 1-bit from the bus.

Twisted wire pair (or adjacent PC board traces) is recommended for the two differential bus lines.

The BREAK input, when held at a logic zero, (low) causes the differential transmitter driver to generate a continuous logic level zero on the differential bus. This action can generate a data collision which can be either used as a break or a request for arbitration by the system. When held at logic one, (high) this input has no effect on the operation of the cell.

The out of range output is normally a logic zero but goes to a logic one when the common mode voltage on both differential bus inputs exceeds a voltage value greater than V_{MAX} or less than V_{MIN} (see device specifications). This output is used by a latch to hold the received data at the logic level it was before the over range signal occurred.

Provided on chip is a power-on reset function. The transceiver cell's reset output is held to a logic zero on power up and switches to a logic one at or before V_{DD} rises to 4.0V. This output is used to ensure that other on-board logic has been properly initiated. During this reset time, the bus "+" and the bus "-" I/Os provide a high impedance state to the bus.

Bus Speed

SBIC systems typically use a bus speed of 7812.5 bits/second which is accomplished by using a 1MHz internal clock. However, no restriction on any other baud rate is designed into the chip, except its upper speed limit (see device specifications).

Bus Byte Format

All bytes transmitted on the bus follow the standard UART style asynchronous non-return-to zero data format consisting of start bit (logical zero) followed by 8 data bits (LSB first), and 1 stop bit (logical one).

Bus Message Format

All messages transmitted on the bus consist of a number of bytes, from 1 to N, with no restriction on length. The user must be aware, however, that the longer the message length, the greater the probability of collision with messages being transmitted at random from other masters on the bus. Typical message lengths of systems now in use range from 1 to 4 bytes.

The actual definition of each byte sent is left for the user to determine, i.e. the user must define the system protocol. For instance, a typical (and recommended) protocol might dictate that the first byte of each message sent be a unique address/identification byte. The first byte sent by a node (an MCU coupled with an SBI chip) might contain address information telling where (to which node[s]) the message is targeted for or where the message came from.

Other possibilities would be to identify the type of message sent (e.g. an instruction or just information) or the length of the message. The remaining bytes in each message can be merely data bytes that comprise the actual message. The user can even use the last byte as a check sum so that all receiving nodes can check for errors in transmission.

Messages are normally received by all nodes on the bus and may be processed by one or more micros, i.e., each MCU may decide, after receiving the first byte (address/ID byte) that this particular message is not needed for its operation. The MCU can then ignore the remainder of the message.

Prioritization

Since simultaneous transmission of address/ID bytes from several microcomputers is a possibility, a system of prioritization should be determined for bus arbitration. Due to the electrical characteristics of the differential data bus, each unique address/ID byte can automatically contain priority information used for bus arbitration. Merely use "lower" value ID bytes for higher priority messages. "Lower" value, in the SBIC case, means an ID byte with more zero's in its least significant locations. To further explain, since the differential bus transmits data least significant bit first and a zero overrides a 1-bit simultaneously transmitted by different nodes, an ID byte with least significant bit equal to zero will override an ID byte from a micro whose least significant bit is a one. If this does occur on-chip bus arbitration will automatically allow only one SBIC chip (with the highest priority address/ID byte) to continue transmitting. In this case it is the micro who transmitted the 0-bit. Assuming both ID bytes contain identical LSBs (bit 0) then arbitration is carried on to the next bit (bit 1), and soon.

Reflected Data

Whenever a microcomputer sends data through the SBIC and onto the differential bus, it will always receive reflected data back. The reflected data is the data that was actually seen on the bus. Keep in mind that during data collisions between simultaneously transmitting micros, zeroes override ones. In addition, any noise that may have been induced on the bus may alter the resultant reflected byte.

Bus Arbitration

Bus arbitration is the attempted transmission onto the differential bus of an initial byte (preferably an address/ID byte) by one or more user microcomputers. The purpose of bus arbitration is to enable a single microcomputer to obtain sole usage of the bus for the purpose of transmitting a message.

Bus arbitration is accomplished via a combination of methods which include an MCU software comparison of transmitted bytes to reflected bytes, the SBIC's collision detection circuit, and its start bit arbitration detector circuits.

Collision Detection

The SBIC's collision detector circuit compares the bits being sent from a user microcomputer to the reflected byte simultaneously received back from the differential bus. If the collision detector detects a difference in the data, it immediately blocks the user microcomputer's transmitted data from fur-

ther reaching the bus. This will happen, as stated in the "Prioritization" section, when a micro with a higher priority address/ID byte attempts "simultaneous" transmission (actually, i.e. within a time window of 1/4 bit time). That micro, with a higher priority ID byte, is obviously sending a 0-bit and its reflected byte matches the byte it is sending. Not detecting a collision, it continues to transmit its message, while the lower priority MCU is cut off from transmitting on the bus. The lower priority micro will be inhibited from transmitting on the bus until the message presently on the bus has ended (EOM = "End of Message" condition).

End of Message Condition

After transmitting the last byte of a message, the transmitting MCU must generate an End of Message (EOM) condition. An EOM condition is defined as a 10-bit length idle condition, i.e., the bus must remain idle (logic1) for a period of 10-bit times (1280 internal clock periods). This can be done by merely creating a 10-bit delay in MCU software.


Start Bit Arbitration Detection

Arbitration, as discussed above, is only necessary when two or more micros attempt to transmit within 1/4 bit time (32 internal clock periods) of each other. Otherwise, once a micro begins a transmission on the differential data bus, all

other SBI chips sense the start bit and inhibit their microcomputers from transmitting (again, after a 32 clock period arbitration window delay). Once the arbitration detector circuit has blocked an MCU's transmission, access to the bus will be blocked until an End of Message condition.

Start of Message Delay

In order to properly synchronize various MCU's (which may be using different modes of operation) for impartial arbitration, each node must delay 2-bit times (256 internal clock periods) after detecting the IDLE signal drop low before transmitting, i.e., before the start bit of the next message reaches the bus. When using the SPI or Buffered SPI modes, this delay is automatically designed into the SBI chip. However, when using the SCI mode, the MCU must support this required delay. Fortunately, 68HC05 microcomputers using the SCI port will inherently experience a delay between the time that the SCI data register is loaded and the time that the start bit actually appears on the SCI port transmit pin (TxD). At a baud rate of 7812.5 bps this delay can be as long as 256 SBI chip internal clock periods. If this is so, then the user MCU does not have to worry about providing this delay.



NOTES:

1. USER #1 is not transmitting + marking.
2. Point at which USER #2 loses bus arbitration.
3. Point at which USER #3 loses bus arbitration.
4. Point at which USER #3 loses bus arbitration.
5. This '1' bit is not overridden by the '0' bits from users 2 and 3 because both users 2 and 3 have previously been blocked from bus access due to data collisions.
6. The control pin on the transmitting node goes low earlier in both SPI modes (it is pulled low by micro).
7. The control pin remains low until the end of the last data bit of the 2 byte set when using the buffered SPI mode, but goes high at the middle of the last data bit in other modes.

FIGURE 6. EXAMPLE OF THE SCI CHIP OPERATING DURING BUS ARBITRATION

Idle Detection

An idle detector circuit is used to detect when the differential bus is in the idle condition, i.e., no user microcomputer has control of the bus and the bus is sitting at a mark condition (a logic one). The idle detector senses a received stop bit and delays for a short idle period of 10-bit times, during which the bus must remain idle. The idle output pin is then set to a logic zero (true). It is later set to a logic one by receiving a start bit. During the 10-bit time delay, if a non-idle condition such as noise is detected on the bus, the delay period counter will be restarted.

Due to the 10-bit time idle delay period, once an MCU wins bus arbitration, it should send the next data byte to be transmitted within a period of 10-bit times (1280 internal clock periods). Each subsequent data byte to be sent should also not exceed the interbyte maximum of 10-bit times. If this maximum is exceeded, all SBIC chips will have detected the idle condition and now pull their idle lines low and reset their bus arbitration and collision detection circuits, thereby allowing other SBI chips with messages to send to arbitrate for the bus. Figure 6 shows the detailed operation of the serial bus interface chip during bus arbitration. This example shows the arbitration of a single byte (e.g. the address/ID byte) from three different user microcomputers. Two full arbitration cycles are shown.

Break Generator


A request for arbitration can be generated by a node that needs to interrupt transmission of a long data string. This can be accomplished by forcing the SBIC's IDLE pin to a logic zero; this forces a data collision (by sending 0-bits) after three data bytes have been transmitted, and the transmitting MCU is required to detect this break condition and stop transmitting. It is, however, allowed to re-arbitrate for the bus and the interrupting mode may not generate a second break condition if it loses arbitration.

Using the CDP68HC68S1

Following are some hardware and software recommendations for using CDP68HC68S1 Serial Bus Interface Chip. Requirements may vary depending upon the user's system configuration.


Hardware (General)

The differential bus lines (BUS+ and BUS-) must be terminated with external resistors as shown in Figure 4. This applies, however, only to one node (an MCU/SBIC pair) along the bus. Since all SBI chips are wired in parallel across the network bus, there is no need for additional 13K bias resistors at each node. The 120Ω termination resistors should, however, be present at two nodes if the network does indeed contain two or more nodes. The 120Ω resistor provides the voltage drop across which the SBI chip senses logic zero and logic 1-bits. If two nodes each utilize 120Ω termination resistors as shown in Figure 7A, the effective resistance across the BUS+ and BUS- pins drop to 60Ω total (due to the parallel wiring method). Any less resistance would not provide an ample voltage drop for the receiver cell op amp to sense. Following these guidelines, typical systems might look like those shown in Figure 7.



NOTE: Hardware configuration for a network consisting of two microcomputers. Notice that the pullup resistor is connected to the BUS- pin and the pulldown to BUS+.

FIGURE 7A.



NOTE: Hardware configuration for a network consisting of 3 or more MCU's. Notice that the bus utilizes no more than 1 set of 13K bias resistors and no more than two 120Ω termination resistors.

FIGURE 7B.

FIGURE 7. HARDWARE CONFIGURATION FOR A NETWORK OF MICROCOMPUTERS

Software (General)

Although each user's protocol may vary, the following general procedure should be followed when using the SBI chip in any mode:

When a microcomputer is preparing to transmit a message it should monitor the SBIC's IDLE pin and wait for it to go low (logic zero) indicating the bus is idle. Then the MCU attempts to transmit the first byte (preferably an Address/ID byte). If no other MCUs are transmitting at this time, or if this MCU has the highest priority ID byte, the SBI chip's collision detector circuit will permit transmission.

The microcomputer must then confirm transmission by reading the byte reflected back from the bus. If this byte matches the byte transmitted then the MCU has gained control of the bus and may continue to transmit the remainder of the message (if any).

If the reflected byte does not match the ID byte sent then the MCU has not gained control of the bus and may not presently transmit. It should, however, check the reflected ID byte to see if the incoming message (i.e. the message from




FIGURE 8. GENERAL MESSAGE PROCESSING.

the arbitration-winning MCU) is of any interest. If so, it should save the incoming message (the length of which may be specified in the ID byte) and then wait for the $\overline{\text{IDLE}}$ line to go high before re-attempting transmission (if still desired). The flowchart in Figure 8 reflects this procedure.

The SCI Mode, Hardware

In the SCI mode, the TxD and RxD pins on the user microcomputer must be connected to the XMIT and REC pins on the SBIC chip, respectively, as shown in Figure 9. The MCU's SCI port should be configured for the same baud rate and character format as that used by the bus interface (i.e. 1 start bit, 8 data bits and 1 stop bit). The start and stop bits are used to synchronize the data, a byte transfers between the user microcomputer and the SBI chip. When using the SCI mode, the SBI chip should always be properly mode and chip selected. This can be accomplished by either a user microcomputer output signal or by permanent wiring. This is

required in order to always be able to receive messages from other microcomputers on the bus, which can happen at random. For the SCI mode, the SBI chip's MODE pin must be set to 1 and the $\overline{\text{CS}}$ pin to 1.

SCI Mode, Software

The procedure to follow for transmitting/receiving in the SCI mode is basically identical to that stated in the "Using the CDP68HC68S1-Software" section above, with the following exception:

Start of Message Delay

Transmitting a byte via the 68HC05 SCI port basically requires loading the byte into the MCU's SCI data register (once the SCI port is initialized). However, after the SBIC's $\overline{\text{IDLE}}$ pin drops low, the user may have to create a delay before transmitting the FIRST byte of a message; this necessary 2-bit time (256 internal clock periods) delay is called the Start of Message (SOM)

delay. Fortunately, SCI ports exhibit an inherent delay between the loading of the transmit data buffer and the actual beginning of the start bit appearing on the TXD pin. This delay, at 7812.5 Baud, can be as long as 256 SBI chip internal clock periods and can be used to synchronize SCI users with SPI and Buffered SPI users to ensure impartial bus arbitration. The delay for a particular microcomputer must be determined by the user. If this inherent delay is less than 256 clock periods, then the user must delay the loading of the first byte enough to ensure that the total delay including the inherent delay of the SCI port is 256 clock periods.




FIGURE 9. USING THE SCI MODE

Monitoring the $\overline{\text{IDLE}}$ Pin

The user microcomputer must monitor the $\overline{\text{IDLE}}$ pin on the SBIC chip in order to determine when a message ends, when the next received byte is a Msg ID byte, and when to attempt arbitration if the user microcomputer has a message to transmit.

The user microcomputer must be able to both detect when the $\overline{\text{IDLE}}$ signal goes from high to low and sense at other times whether it is either high or low. Detecting the change from high to low is necessary in order to know exactly when the bus goes idle. An MCU can then begin bus arbitration by attempting to transmit. Being able to sense the level of $\overline{\text{IDLE}}$ is necessary in order to be able to start transmitting a message sometime after $\overline{\text{IDLE}}$ has gone low but no other user on the bus has had a message to transmit for a length of time.

Instead of polling the $\overline{\text{IDLE}}$ pin via an MCU input pin, the user may wish to conserve CPU time by using interrupts to monitor bus activity. The user microcomputer's external interrupt pin (IRQ) can be used to edge detect the $\overline{\text{IDLE}}$ pin for high to low transitions.

Using 68HC05 SCI Port Flags

During message reception, the 68HC05 SCI port receive data register full flag (RDRF), and optionally its associated interrupt, can be used by the user microcomputer to determine when to unload the next received byte.

The user may wish to ignore the RDRF flag and disable the RDRF interrupt during reception of an unwanted message. In this case the user can merely wait for the $\overline{\text{IDLE}}$ pin to go low before attempting any further actions.

The normally available transmit data register empty flag (TDRE) can be used to determine when to load the next byte to be transmitted onto the bus. If there are no more bytes to be transmitted, then consider the last message as having been transmitted, and generate an End Of Message (EOM) (i.e. transmit a logic 1 for 10 contiguous bit times by creating a software delay).

Framing Errors

While in the SCI mode, the SBI chip is capable of detecting incoming framing errors. It will do this even though the incoming signal is also echoed to the user microcomputer, which should also detect the framing error via its' UART. When a framing error is detected by the SBI chip, the generation of the SCK pulses is terminated until and End Of Message is detected.

The SPI Mode Hardware

The Master Out Slave In, (MOSI), and Master In Slave Out, (MISO), pins on the user microcomputer are connected to the REC and XMIT pins of the SBI chip, respectively, as shown in Figure 10. The SCK pins on the user microcomputer and the SBI chip are connected together. Synchronization of data transferred between the user microcomputer and the SBI chip is done by using the SCK signal provided by the SBI chip.

In the SPI mode of operation the SBI chip should always be properly mode selected. This may be accomplished either by a user microcomputer output signal or by permanent wiring in order to guarantee that the SBI chip will always be able to receive messages from other microcomputers on the bus, which may happen at random. To select the SPI mode, set the MODE pin to a logic 1 and the $\overline{\text{CS}}$ pin to a logic 0.




FIGURE 10. USING THE SPI MODE

The user microcomputer should configure its SPI port for slave mode operation with SCK positive polarity and data transfer on SCK leading edge (i.e. CPOL = 0, CPHA = 1, for 68HC05 microcomputers). 8-bit data transfers between the user microcomputer and the SBI chip occur at differential bus transfer speed.

In the SPI mode, the user microcomputer operates in the slave mode and the SBI chip operates as the master. The $\overline{\text{SS}}$ pin on the user microcomputer must be wired low or forced low whenever the SBI chip has incoming data. It may be useful to connect the CONTROL pin of the SBI chip to the Slave Select ($\overline{\text{SS}}$) pin of the 68HC05 microcomputer. The SBI chip will then control the user microcomputer's SPI port. The user microcomputer can request transmission of data onto the bus by the SBI chip by loading data into its SPI data register and then pulling the SBIC's CONTROL pin low (for at least 1 μ s). However, it must do so before the SBI chip has begun to receive data from another MCU.

SPI Mode, Software

The SPI mode is similar to SCI mode in that the user microcomputer sends/receives data to/from the SBI chip 1 byte at a time. In the SPI mode, however, the user microcomputer must reverse the bit order of transmitted and received bytes. When transmitting a message, each bit of a transmitted byte is simultaneously transmitted onto the bus and a reflected bit is simultaneously received from the bus.

Monitor and Control of the CONTROL Line

In the SPI mode, the user microcomputer monitors the CONTROL pin on the SBI chip in order to determine if the SBIC is ready to accept a transmit request. Actually, a data collision may still occur and the user microcomputer must always be ready to handle it.

The CONTROL signal is normally high and goes low when data is on the bus or when pulled low by the user microcomputer. After being pulled low by the user microcomputer, which signals a request to begin the transmission data, the CONTROL signal will latch low and stay low until the middle of the last data bit has been transmitted and appears on the bus.

The CONTROL signal will also go low at the beginning of the first data bit, when received from the bus. It will then go high at the middle of the last data bit.

When the SBI chip begins to receive a byte of data from the bus and the user microcomputer has not pulled the SBIC's CONTROL line low, the SBI chip will pull CONTROL low and start generating the SCK clock signal. As each data bit is received it is clocked out of the SBI chip and into the user microcomputer. Any data in the user microcomputer's SPI data register will be transferred out and into the SBI chip.

The CONTROL signal will go high at the midpoint of the eighth data bit. This will allow the user microcomputer to have enough time to review the just received SPI data and reload it, if further data is needed to be transmitted. However, it must again pull the CONTROL pin low to signal the SBI chip that it should begin transmitting. As a slave to the SBI chip, the user microcomputer must be able to and let the incoming data on the SPI port without affecting its other software routine functions.

Detecting IDLE via a User Microcomputer External Interrupt

The user microprocessor's external interrupt should be set to edge detect IDLE for falling transitions, i.e. EOM detection. If possible, detect CONTROL for rising transitions, for byte transmission/reception complete detection.

Use of Internal User Microcomputer Flags and Interrupts

The normally available SPI finished flag (SPIF) and optionally its associated interrupt may be used by the user microcomputer to know when a byte transmission/reception of is complete.

The user microcomputer should be ready to handle the Write Collision, WCOL, error flag. The WCOL flag is set when a collision is detected in the SPI port. This will occur when the user microcomputer tries to load a byte into the SPI data register after the SBI chip has already begun to load data into the SPI port.

Sending Messages to Other Microcomputers on the Bus

In order to send a message to other microcomputers on the bus while in the SPI mode the user microcomputer should:

1. Monitor the IDLE pin and determine if the bus is currently busy or if a transmission may be immediately started.
2. Monitor CONTROL to determine if it is ok to load the byte to be transmitted into the user microcomputer's SPI data register.
3. Load the byte to be transmitted into the SPI data register.
4. Pull the CONTROL pin low to signal the SBI chip to start a byte transmit cycle.
5. Wait until the byte transmit cycle is completed as signaled by the SPI Finished, SPIF, flag/interrupt in the SPI port or by the CONTROL signal going high.
6. Compare the received byte with the last transmitted byte.
7. If the received byte equals the last transmitted byte, and more bytes remain to be transmitted, then continue the cycle with step #3. If there are more messages to transmit, then go to step #1. If there are no more bytes to be transmitted, then consider the message as having been transmitted, and generate an End Of Message (EOM) (i.e. delay for 10 contiguous bit times). Go to step #1.
8. If the received byte does not equal the last transmitted byte and this is the first byte of a message, then treat the received byte as the first byte of a received message (i.e. the ID byte). Attempt to retransmit the previous message after the IDLE signal has gone low again. If this happens during the transmission of a later message byte, other than the ID byte, then consider it due to either an erroneous data collision on the bus or due to noise collisions on the bus causing the message to have to be re-transmitted. Go to step #1.

Framing Errors

While in the SPI mode, the SBI chip is capable of detecting incoming framing errors. If one is detected, generation of the SCK pulses to the user microcomputer is terminated. The SBI chip essentially quits receiving data and starts looking for an End Of Message. Resetting of the SCK generator will occur upon receiving an EOM. Meanwhile, software must be prepared to resynchronize the micro's SPI port; this can be done by disabling and then reinitializing it.

Even though the SBI chip can detect framing errors, it can not flag the user microcomputer that one has occurred. Since the previously received byte has already been transferred to the user microcomputer, the SBI chip will simply refuse to accept any further incoming data until an EOM occurs. Thus, one way that the user microcomputer may detect that the received data is valid, is via using a check sum byte imbedded within each message. Another way would be to compare the number of bytes received for a particular ID to the number expected for that ID.

Buffered SPI Mode, Hardware

The MOSI and MISO pins on the user microcomputer should be connected to the XMIT and REC pins of the SBI chip respectively. The SCK pins on the user microcomputer and

the SBI chip should also be connected together, as shown in Figure 11. Synchronization of the data that is transferred between the user microcomputer and the SBI chip is done by the SCK signal which is provided by the user microcomputer.

The Slave Select (\overline{SS}) pin on the user microcomputer must be wired high or forced high whenever the SBI chip is selected.

The user microcomputer should configure its SPI port for master mode operation, SCK low polarity, and data transfer on first edge (i.e. CPOL = 0, CPHA = 1 for 68HC05 microcomputers).

The SBI chip must be chip selected either by a user microcomputer output signal or by permanent wiring of its pins. To select the Buffered SPI mode, set the MODE pin and the \overline{CS} pin to logic zero. This is required in order to transfer data between the SBI chip and the user microcomputer. However, in the Buffered SPI mode, since the MCU is operating as a master and controls the SPI port, chip selection is only required during when the SPI transfers are actually occurring.




FIGURE 11. USING THE BUFFERED SPI MODE

Buffered SPI Mode, Software

The principle difference between the Buffered SPI mode and the normal SPI mode is the use of a 2 byte internal buffer. Also, the Buffered SPI mode allows the user microcomputer to operate in the master mode, instead of the slave mode, which allows high speed transferring of data between the SBI chip's buffer and the user microcomputer.

For typical operation, the user microcomputer loads the SBI's 2 byte buffer, at a high speed, using its SPI interface. The 68HC05's SPI Finished flag (SPIF), and optionally its associated interrupt, may be used by the user microcomputer to know when the transfer of a byte between the user microcomputer and the SBI chip is complete. Then it signals the SBI chip, by pulling its CONTROL line low, to transmit the data in the buffer onto the differential bus.

The SBI chip, at a differential bus speed, then attempts to transmit the buffered data onto the bus. During this attempt, the SBI chip will receive two reflected bytes of data back from the bus, store them in the buffer and then disable the buffer from receiving further data from the differential bus until this received data is later unloaded by the user microcomputer at high SPI transfer speeds. The MCU should also, at this time, simultaneously load the next 2 bytes of data to be transmitted into the buffer.

While it is transmitting and receiving the 2 bytes of data on the differential bus the SBI chip will not allow transfer of data to and from the user microcomputer. In fact, the SBI chip does not need to be chip selected during this time.

The bus will override the user microcomputer if incoming data is received during the time when the user microcomputer is performing a data transfer, after having unloaded the previous 2 bytes. The data from the differential bus will be loaded into the SBIC buffer, while the data from the user microcomputer will be lost. The data that the user microcomputer will receive during this transfer, is undefined. The user microcomputer has no way of knowing its transfer has been aborted unless it either monitors the CONTROL signal for a rising transition or by detecting that CONTROL was not high at completion of the SPI transfer.

Monitoring the Control Signal

The user microcomputer should monitor the CONTROL signal on the SBI chip, in order to determine whether it is actively transmitting or receiving data. The CONTROL signal is used to determine who has access to the 2 byte buffer. During data reception or transmission to the differential bus by the SBIC its CONTROL pin is low signifying that the differential bus now has access to the SBIC and the MCU is locked out from accessing the SBIC. Then when 2 bytes of data have been received from the differential bus, the SBI chip will pull its CONTROL line high, signaling to the MCU that the MCU can now access the SBIC's 2 byte buffer. The MCU may now read the 2 bytes received and simultaneously transmit two more bytes (if desired) by performing a 2 byte transfer (a swap of data), via the MCU SPI port, with the SBIC; then the MCU pulls the SBIC's CONTROL pin low to transmit the two new bytes. The CONTROL pin will remain latched low (by the SBIC) until the two new bytes are transmitted.

The user microcomputer should also monitor the IDLE signal in order to accurately know when the bus is idle or when bus arbitration is occurring, when a received message has finished, and when the next bytes to be received are the beginning bytes of a new message. Preferably, the user microcomputer's external interrupt should be set up to edge detect falling IDLE and rising CONTROL transitions.

When the CONTROL pin goes high, it signals that the buffer is full and that the user microcomputer currently has access. When the IDLE pin goes low, it is signaling that the current message has been completed, and an MCU may now arbitrate for the bus.

Size of Messages that can be Transmitted or Received

In the Buffered SPI mode, the user microcomputer can only send messages in 2 byte multiples. Transmitting messages with an odd number of bytes, to other microcomputers on the bus, is NOT supported by the SBI chip in Buffered SPI mode. However, reception of any number of bytes is supported.

In the Buffered SPI mode, the user microcomputer can receive messages of any length. For odd length messages, the user microcomputer must know when the message is finished either from the message ID byte or via the IDLE signal. Since the SBI chip will give no indication as to whether the buffer contains one or 2 bytes of information from the bus, the message length should be contained within the message data bytes.

When a single byte is received from the bus, followed by a bus idle condition, the SBI chip will, as it normally does when the buffer has received 2 bytes, set the CONTROL signal high. It will then relinquish control of the buffer for data transfer via the user microcomputer, and restrict access to the buffer from incoming bus data until the 2 byte data transfer has been completed.

If only 1 byte is received from the bus, the user microcomputer will receive it first when performing the 2 byte data transfer. The second byte received by the user microcomputer, during this transfer, is undefined. A 2 byte transfer is still required in order to return control of the buffer back to the SBI chip, to gather further incoming data from the bus.

Power On/Reset

The SBI chip is reset internally, at power on. After reset, the CONTROL pin is set high and IDLE is set low. The buffer access is set as though 2 bytes have just been received from the bus. A 2 byte transfer must be performed, via the user microcomputer, in order to initialize the SBI chip for general operation.

Sending Messages to Other Microcomputers on the Bus

In order to send a message to other microcomputers on the bus, while in the Buffered SPI mode, the user microcomputer should:

1. Monitor the SBIC CONTROL pin to know when it is ok to perform the 2 byte transfer between the user microcomputer and the SBI chip.
2. Perform the 2 byte transfer between the user microcomputer and the SBI chip for the first 2 bytes of the message.
3. Pull CONTROL low to tell the SBI chip to start a 2 byte bus transmit cycle.
4. Wait until CONTROL goes high again indicating that the 2 byte transmit cycle has completed.
5. Perform another 2 byte transfer between the user microcomputer and the SBI chip, thus giving it the next 2 bytes to be transmitted and giving the user microcomputer the 2 bytes just received.
6. Compare the just received 2 bytes with the 2 bytes which were attempted to be transmitted.
7. If the received and last transmitted bytes are equal and more bytes remain to be sent, then continue the cycle with step #3.
8. If the received and last transmitted 2 bytes are unequal, then restart with step #2.

Creating an EOM after a Message Transmission

There must be at least a 10-bit interval of bus idle between the stop bit of the last byte of one message and the detection of the start bit of the first byte of the next message. This can be implemented by either:

1. Including a 10-bit interval time out, via using a timer or software loop.
2. The user microprocessor can simply wait until it senses IDLE going low.

Receiving Messages from Other Microcomputers on the Bus

If the user microcomputer loses arbitration, or if it has no message to transmit and another microcomputer begins to send its message onto the bus, the SBI chip will begin to receive a message from the bus.

The SBIC CONTROL pin will go low at the beginning of the first data bit that is received from the bus. It will go high either whenever 2 bytes have been received, or when 1 byte has been received followed by the bus going idle (i.e. when IDLE goes low).

The transition of CONTROL from low to high indicates that the SBI chip has 2 bytes in its internal buffer for the user microcomputer to retrieve. Whether the SBI chip has received either 1 or 2 bytes, the user microcomputer must perform a 2 byte transfer in order to return control of the buffer back to the SBI chip.

The user microcomputer must detect CONTROL going high and transfer the 16-bits from the SBI chip before the beginning of the first data bit of the next message or else the bus will be locked out of accessing the buffer until after both the next 16-bit transfer is complete and IDLE goes low. Thus, if there was further incoming data and this did occur, some of the incoming data may be lost.

Framing Errors

While in the Buffered SPI mode, the SBI chip is capable of detecting incoming framing errors, however it is unable to flag this to the user microcomputer. When the SBI chip detects a framing error, any further loading of the SBI chip's internal buffer is terminated. The SBI chip essentially quits receiving data and starts looking for an End Of Message. Resetting of the framing error will occur upon receiving an EOM.

Even though the SBI chip can detect framing errors, it can not flag the user microcomputer that one has occurred. Since the previously received byte has already been loaded into the SBI chip's buffer, the user microcomputer must determine whether this data is valid. If a framing error occurs during the first byte of a 2 byte reception, access to the buffer will be restricted from the user microcomputer until an EOM occurs. If a framing error occurs during the second byte of a 2 byte reception, the user microcomputer will be given access to the buffer. However, even if the user microcomputer unloads the buffer, the SBI chip will not load any further data into the buffer until an EOM occurs. Basically, when a framing error occurs, no further data is read from the bus and buffer access is given to the user microcomputer either immediately or upon an EOM.

One way that the user microcomputer may detect that the received data is valid, is by using a check sum byte imbedded within each message. Another way would be to compare the number of bytes received for a particular ID to the number expected for that ID.

References

Portions of the information contained in this document were taken and condensed from Chrysler Corporation's "CCD USER'S MANUAL" issued April 15, 1987.

CMOS Serial Real-Time Clock With RAM and Power Sense/Control

November 1994

Features

- SPI (Serial Peripheral Interface)
- Full Clock Features
 - ▶ Seconds, Minutes, Hours, (12/24, AM/FM), Day of Week, Date, Month, Year, (0-99), Automatic Leap Year
- 32 Word x 8-Bit RAM
- Seconds, Minutes, Hours Alarm
- Automatic Power Loss Detection
- Minimum Standby (Timekeeping) Voltages 2.2V
- Selectable Crystal or 50/60Hz Line Input
- Buffered Clock Output
- Battery Input Pin That Powers Oscillator and Also Connects to the V_{DD} Pin When Main Power Fails
- Three Independent Interrupt Modes
 - ▶ Alarm
 - ▶ Periodic
 - ▶ Power-Down Sense

Description


The CDP68HC68T1 real-time clock provides a time/calendar function, a 32 byte static RAM and a 3 wire serial peripheral interface (SPI bus). The primary function of the clock is to divide down a frequency input that can be supplied by the on-board oscillator in conjunction with an external crystal or by an external clock source. The clock either operates with a +32kHz, +1MHz, +2MHz or +4MHz crystal or it can be driven by an external clock source at the same frequencies. In addition, the frequency can be selected to allow operation from a 50Hz or 60Hz input. The time registers furnish seconds, minutes and hours while the calendar registers offer day of week, date, month and year information. The data in the time/calendar registers is in BCD format. In addition, 12 or 24 hour operation can be selected with an AM-FM indicator available in the 12 hour mode. The T1 has a separate clock output that supplies one of 7 selectable frequencies.

Computer handshaking is established with a "wired or" interrupt output. The interrupt can be activated by any one of three separate internal sources. The first is an alarm circuit that consists of seconds, minutes and hours alarm latches that trigger the interrupt when they are in coincidence with the value in the seconds, minutes and hours time counters. The second interrupt source is one of 15 periodic signals that range from subsecond to daily intervals. The final interrupt source is from the power-sense circuit that is used with the LINE input pin to monitor power failures. Two other pins, the power supply enable (PSE) output and the V_{SS} input are used for external power control. The CPUR reset output pin is available for power-down operation and is activated under software control. CPUR is also activated by a watchdog circuit that if enabled requires the CPU to toggle the CE pin periodically without a serial data transfer.

The CDP68HC68T1 is available in a 16 lead hermetic dual-in-line ceramic package (D suffix), in a 16 lead dual-in-line plastic package (E suffix), and in a 20 lead small outline plastic package (M suffix).


Pinouts

PACKAGE TYPES D AND E
TOP VIEW



92CS-38053

PACKAGE TYPE M
TOP VIEW



CDP68HC68T1

Maximum Ratings Absolute Maximum Values

DC Supply Voltage Range, (V_{DD})	-0.5V to +7V (Voltage Referenced to V_{SS} Terminal)
Input Voltage Range,	-0.5V to $V_{DD} + 0.5V$ (All Inputs Except Line), $V_{SYS} \leq V_{DD} + 1.5V$
DC Input Current, Any One Input.	$\pm 10mA$ (Line Input, -10mA)
Power Dissipation Per Package (P_D)	
$T_A = -40^\circ C$ to $+60^\circ C$ (Package Type E)	500mW
$T_A = +60^\circ C$ to $+85^\circ C$ (Package Type E)	Derate Linearly at 12mW/ $^\circ C$ to 200mW
$T_A = -55^\circ C$ to $+100^\circ C$ (Package Type D)	500mW
$T_A = +100^\circ C$ to $+125^\circ C$ (Package Type D)	Derate Linearly at 12mW/ $^\circ C$ to 200mW
$T_A = -40^\circ C$ to $+70^\circ C$ (Package Type M)*	400mW
$T_A = +70^\circ C$ to $+85^\circ C$ (Package Type M)*	Derate Linearly at 6.0mW/ $^\circ C$ to 310mW

Device Dissipation Per Output Transistor	40mW
$T_A =$ Full Package Temperature Range (All Package Types)	
Operating Temperature Range (T_A)	
Package Type D	$-55^\circ C$ to $+125^\circ C$
Package Type E, M	$-40^\circ C$ to $+85^\circ C$
Storage Temperature Range (T_{STG})	$-65^\circ C$ to $+150^\circ C$
Lead Temperature (During Soldering)	$+265^\circ C$
At Distance $1/16 \pm 1/32$ In. ($1.59 \pm 0.79mm$) From Case for 10s Max	


*Printed circuit board mount: 57mm x 57mm minimum area x 1.6mm thick G10 epoxy glass, or equivalent.

Operating Conditions at $T_A = -40^\circ C$ To $+85^\circ C$

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTICS		LIMITS		UNITS
		MIN	MAX	
DC Operating Voltage Range		3	6	V
DC Standby (Timekeeping) Voltage*	V_{STBY}	2.2	-	V
Input Voltage Range (High)	V_{IH}	$0.7V_{DD}$	$V_{DD} + 0.3$	V
Input Voltage Range (Low) (Except Line Input)	V_{IL}	-0.3	$0.3V_{DD}$	
Serial Clock Frequency ($V_{DD} = 4.5V$)	f_{SCK}	-	2.1	MHz

* Timekeeping function only, no READ/WRITE accesses



92CL-37940

Figure 1 - Real-time clock functional diagram

6
SPI SERIAL BUS
PERIPHERALS

CDP68HC68T1

STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = V_{BATT} = 5\text{ V} \pm 5\%$, Except as Noted

CHARACTERISTIC	CONDITIONS	LIMITS				UNITS			
		CDP68HC68T1							
		MIN.	TYP.*	MAX.					
Quiescent Device Current	I_{DD}	—	—	1	10	μA			
Output Voltage High Level	V_{OH}	$I_{OH} = -1.6\text{ mA}$, $V_{DD} = 4.5\text{ V}$	3.7	—	—	V			
Output Voltage Low Level	V_{OL}	$I_{OL} = 1.6\text{ mA}$, $V_{DD} = 4.5\text{ V}$	—	—	0.4				
Output Voltage High Level	V_{OH}	$I_{OH} \leq 10\ \mu\text{A}$, $V_{DD} = 4.5\text{ V}$	4.4	—	—				
Output Voltage Low Level	V_{OL}	$I_{OL} \leq 10\ \mu\text{A}$, $V_{DD} = 4.5\text{ V}$	—	—	0.1				
Input Leakage Current	I_{IN}	—	—	—	± 1	μA			
3-State Output Leakage Current	I_{OUT}	—	—	—	± 10				
Operating Current# ($I_D + I_B$) $V_{DD} = V_B = 5\text{ V}$ Crystal Operation		32 kHz	—	0.08	0.1	mA			
		1 MHz	—	0.5	0.6				
		2 MHz	—	0.7	0.84				
		4 MHz	—	1	1.2				
Pin 14 External Clock (Squarewave)# ($I_D + I_B$) $V_{DD} = V_B = 5\text{ V}$		32 kHz	—	0.02	0.024				
		1 MHz	—	0.1	0.12				
		2 MHz	—	0.2	0.24				
		4 MHz	—	0.4	0.5				
Standby Current# $V_B = 3\text{ V}$ Crystal Operation		32 kHz	—	20	25	μA			
		1 MHz	—	200	250				
		2 MHz	—	300	360				
		4 MHz	—	500	600				
Operating Current# $V_{DD} = 5\text{ V}$, $V_B = 3\text{ V}$ Crystal Operation		32 kHz	—	I_D	I_B	I_D	I_B		
				25	15	30	20		
				1 MHz	—	0.08	0.15	0.1	0.18
				2 MHz	—	0.15	0.25	0.18	0.3
Standby Current# $V_B = 2.2\text{ V}$ Crystal Operation		32 kHz	—	0.3	0.4	0.36	0.5		
				0.3	0.4	0.36	0.5		
				0.3	0.4	0.36	0.5		
				0.3	0.4	0.36	0.5		
Input Capacitance	C_{IN}	$V_{IN} = 0$, $T_A = 25^\circ\text{C}$	—	—	2	pF			
Maximum Rise and Fall Times (Except XTAL Input and POR Pin 10)	t_r, t_f	—	—	—	2	μs			
Input Voltage (Line Input Pin Only, Power-Sense Mode)		—	0	10	12	V			
$V_{SYS} > V_B$ (For V_B Not Internally Connected to V_{DD})	V_t	—	—	0.7	—				
Power-On Reset (POR) Pulse Width			100	75	—	ns			

* Typical values are for $T_A = 25^\circ\text{C}$ and nominal V_{DD} .

Clock Out (Pin 1) disabled, outputs open-circuited. No serial access cycles.

CDP68HC68T1




Fig. 2 - Address map.

92CS-38051

TABLE I - Clock/Calendar and Alarm Data Modes

ADDRESS LOCATION (H)	FUNCTION	DECIMAL RANGE	BCD DATA RANGE	BCD DATE * EXAMPLE
20	Seconds	0-59	00-59	18
21	Minutes	0-59	00-59	49
22	* Hours 12 Hour Mode	1-12	81-92 (AM) A1-B2 (PM)	A3
	Hours 24 Hour Mode	0-23	00-23	15
23	Day of the Week (Sunday = 1)	1-7	01-07	03
24	Day of the Month (Date)	1-31	01-31	29
25	Month Jan = 1, Dec = 12	1-12	01-12	10
26	Years	0-99	00-99	85
28	Alarm Seconds	0-59	00-59	18
29	Alarm Minutes	0-59	00-59	49
2A	** Alarm Hours 12 Hour Mode	1-12	01-12 (AM) 21-32 (PM)	23
	Alarm Hours 24 Hour Mode	0-23	00-23	15

* Example: 3:49:18, Tuesday, Oct. 29, 1985.


* Most significant Bit, D7, is "0" for 24 hours, and "1" for 12 hour mode.
Data Bit D5 is "1" for P.M. and "0" for A.M. in 12 hour mode.

** Alarm hours, Data Bit D5 is "1" for P.M. and "0" for A.M. in 12 hour mode.

Data Bits D7 and D6 are DON'T CARE.


CDP68HC68T1

PROGRAMMERS MODEL - CLOCK REGISTERS



NOTE: X = DON'T CARE WRITES
X = 0 WHEN READ

RAM DATA BYTE



HEX ADDRESS 00-1F

92CM-38059

FUNCTIONAL DESCRIPTION

The SPI real-time clock consists of a clock/calendar and a 32 x 8 RAM. Communications is established via the SPI (Serial Peripheral Interface) bus. In addition to the clock/calendar data from seconds to years, and system flexibility provided by the 32-byte RAM, the clock features computer handshaking with an interrupt output and a separate squarewave clock output that can be one of 7 different frequencies. An alarm circuit is available that compares the alarm latches with the seconds, minutes and hours time counters and activates the interrupt output when they are equal. The clock is specifically designed to aid in power-down/up applications and offers several pins to aid the designer of battery back-up systems.

Mode Select

The voltage level that is present at the V_{SYS} input pin at the end of power-on-reset selects the device to be in the single supply or battery back-up mode.

Single-Supply Mode—If V_{SYS} is a logic high when power-on-reset is completed, CLK OUT, PSE and CPUR will be enabled and the device will be completely operational. CPUR will be placed low if the logic level at the V_{SYS} pin goes low. If the output signals CLK OUT, PSE and CPUR are disabled due to a power-down instruction, V_{SYS} brought to a logic low and then to a logic high will re-enable these outputs. An example of the single-supply mode is where only one supply is available and V_{DD} , V_{BATT} and V_{SYS} are tied together to the supply.

Battery Back-up Mode—If V_{SYS} is a logic low at the end of power-on-reset, CLK OUT, PSE and CPUR will be disabled (CLK OUT, PSE and CPUR low). This condition will be held until V_{SYS} rises to a threshold (about 0.7 volt) above V_{BATT} . The outputs CLK OUT, PSE and CPUR will then be enabled and the device will be operational. If V_{SYS} falls below a threshold above V_{BATT} , the outputs CLK OUT, PSE and CPUR will be disabled. An example of battery back-up operation occurs if V_{SYS} is tied to V_{DD} and V_{DD} is not connected to a supply when a battery is connected to the V_{BATT} pin. (See Pin Functions V_{BATT} for Battery Back-up Operation)

CLOCK/CALENDAR (See Figs. 1 and 2.)

The clock/calendar portion of this device consists of a long string of counters that is toggled by a 1-Hz input. The 1-Hz input is generated by a prescaler driven by an on-board oscillator that utilizes one of four possible external crystals or that can be driven by an external clock source. The 1-Hz trigger to the counters can also be supplied by a 50 or 60-Hz input source that is connected to the LINE input pin.

The time counters offer seconds, minutes and hours data in 12 or 24-hour format. An AM/PM indicator is available that once set, toggles every 12 hours. The calendar counters consist of day (day of week), date (day of month), month and years information. Data in the counters is in BCD format. The hours counter utilizes BCD for hour data plus bits for 12/24 hour and AM/PM. The 7 time counters are accessed serially at addresses 20H through 26H. (See Table 1).

RAM

The real-time clock also has a static 32 x 8 RAM that is located at addresses 00-1FH. Transmitting the address/control word with bit 5 low selects RAM access. Bits 0 through 4 select the RAM location.

ALARM

The alarm is set by accessing the three alarm latches and loading the required data. The alarm latches consist of

seconds, minutes and hours registers. When their outputs equal the values in the seconds, minutes and hours time counters, an interrupt is generated. The interrupt output will go low if the alarm bit in the Interrupt Control register is set high. The alarm interrupt bit in the Status register is set when the interrupt occurs.* To preclude a false interrupt when loading the time counters, the alarm interrupt bit should be set low in the Interrupt Control register. This procedure is not required when the alarm time is set.

WATCHDOG FUNCTION (See Fig. 6.)

When bit 7 in the Interrupt Control register is set high, the Clock's CE (chip enable) pin must be toggled at a regular interval without a serial data transfer. If the CE is not toggled, the clock will supply a CPU reset pulse and bit 6 in the Status Register will be set. Typical service and reset times are listed below.

	50 Hz		60 Hz		XTAL	
	Min.	Max.	Min.	Max.	Min.	Max.
Service Time	—	10ms	—	8.3ms	—	7.8ms
Reset Time	20	40ms	16.7	33.3ms	15.6	31.3ms

CLOCK OUT

The value in the 3 least significant bits of the Clock Control register selects one of seven possible output frequencies. (See Clock Control Register). This squarewave signal is available at the CLK OUT pin. When Power-Down operation is initiated, the output is set low.

CONTROL REGISTERS AND STATUS REGISTERS

The operation of the Real-Time Clock is controlled by the Clock Control and Interrupt Control registers. Both registers are read-write registers. Another register, the Status register, is available to indicate the operating conditions. The Status register is a read-only register.

POWER CONTROL

Power control is composed of two operations, Power Sense and Power Down/Up. Two pins are involved in power sensing, the LINE input pin and the INT output pin. Two additional pins are utilized during power-down/up operation. They are the PSE (Power Supply Enable) output pin and V_{SYS} input pin.

POWER SENSING (See Fig. 3.)

When Power Sensing is enabled (Bit 5 = 1 in Interrupt Control Register), AC transitions are sensed at the LINE input pin. Threshold detectors determine when transitions cease. After a delay of 2.68 to 4.64 ms plus the external input circuit RC time constant, an interrupt is generated and a bit is set in the status register. This bit can then be sampled to see if system power has turned back on. See PIN FUNCTIONS, LINE PIN. The power-sense circuitry operates by sensing the level of the voltage presented at the line input pin. This voltage is centered around V_{DD} and as long as it is either plus or minus a threshold (about 1 volt) from V_{DD} a power-sense failure will not be indicated. With an ac signal present, remaining in this V_{DD} window longer than a minimum of 2.68 ms will activate the power-sense circuit. The larger the amplitude of the ac signal, the less time it

*See PIN FUNCTIONS, INT PIN.

CDP68HC68T1




Fig. 3 - Power-sensing functional diagram.

spends in the V_{DD} window and the less likely a power failure will be detected. A 60-Hz, 10 V_{p-p} sinewave voltage is an applicable signal to present at the LINE input pin to set up the power-sense function.

POWER DOWN (See Fig. 4.)

Power down is a processor-directed operation. A bit is set in the Interrupt Control Register to initiate operation. 3 pins are affected. The PSE (Power Supply Enable) output, normally high, is placed low. The CPUR output, connected to the processors reset input is also placed low. In addition, the Serial Interface is disabled.




Fig. 4 - Power-down functional diagram.

POWER UP (See Figs. 5 and 6.)

Two conditions will terminate the Power-Down mode. The first condition (See Fig. 5) requires an interrupt. The interrupt can be generated by the alarm circuit, the programmable periodic interrupt signal, or the power-sense circuit.

The second condition that releases Power Down occurs when the level on the V_{SYS} pin rises about 0.7 volt above the level at the V_{BATT} input, after previously falling to the level of V_{BATT} (See Fig.6) in the Battery Back-up Mode or V_{SYS} falls to logic low and returns high in the Single Supply Mode.




Fig. 5 - Power-up functional diagram (initiated by Interrupt Signal).




Fig. 6 - Power-up functional diagram (initiated by a rise in voltage on the " V_{sys} " pin).

PIN FUNCTIONS

CLK OUT—Clock output pin. One of 7 frequencies can be selected (or this output can be set low) by the levels of the three LSB's in the clock-control register. If a frequency is selected, it will toggle with a 50% duty cycle except 2 Hz in the 50-Hz timebase mode. (Ex. if 1 Hz is selected, the output will be high for 500 ms and low for the same period.) During power-down operation (bit 6 in Interrupt Control Register set to "1"), the clock-output pin will be set low.

CPUR—CPU reset output pin. This pin functions as an N-channel only, open-drain output and requires an external pull-up resistor.

INT—Interrupt output pin. This output is driven from a single NFET pull-down transistor and must be tied to an external pull-up resistor. The output is activated to a low level when:

1. Power-sense operation is selected (B5 = 1 in Interrupt Control Register) and a power failure occurs.
2. A previously set alarm time occurs. The alarm bit in the status register and interrupt-out signal are delayed 30.5 μ s when 32-kHz operation is selected and 15.3 μ s for 2-MHz and 7.6 μ s for 4-MHz. (See important application note.)
3. A previously selected periodic interrupt signal activates.

The status register must be read to set the Interrupt output high after the selected periodic interval occurs. This is also true when conditions 1 and 2 activate the interrupt. If power down had been previously selected, the interrupt will also reset the power-down functions.

SCK, MOSI, MISO—See Serial Peripheral Interface (SPI) section in this data sheet.

CE—A positive chip-enable input. A low level at this input holds the serial interface logic in a reset state. This pin is also used for the watchdog function.

V_{SS}—The negative power-supply pin that is connected to ground.

PSE—Power-supply enable output pin. This pin is used to control power to the system. The pin is set high when:

1. V_{sys} rises above the V_{BATT} voltage after V_{sys} was placed low by a system failure.
2. An interrupt occurs.
3. A power-on reset (if V_{sys} is a logic high).


The PSE pin is set low by writing a high into bit 6 (power-down bit) in the Interrupt Control Register.

POR—Power-on reset. A Schmitt-trigger input that generates a power-on internal reset signal using an external R-C network. Both control registers and frequency dividers for the oscillator and line input are reset. The status register is reset except for the first time up bit (B4), which is set. Single supply or battery back-up operation is selected at the end of POR.

LINE - This input is used for two functions. When not used it should be connected to V_{DD} via a 10k Ω resistor. The first function utilizes the input signal as the frequency source for the timekeeping counters. This function is selected by

setting bit 6 in the Clock Control Register. The second function enables the line input to sense a power failure. Threshold detectors operating above and below V_{DD} sense an ac voltage loss. Bit 5 must be set to "1" in the Interrupt Control Register and crystal or external clock source operation is required. Bit 6 in the Clock Control Register must be low to select XTAL operation.

OSCILLATOR CIRCUIT—The CDP68HC68T1 has an on-board 150K resistor that is switched in series with its internal inverter when 32-kHz is selected via the clock-control register. Note: When first powered up the series resistor is not part of the oscillator circuit. (The CDP68HC68T1 sets up for a 4-MHz oscillator.)



ALL FREQUENCIES
RECOMMENDED OSCILLATOR CIRCUIT:
C1, C2 VALUES CRYSTAL DEPENDENT

*R USED FOR 32 KHZ OPERATION ONLY.
100 K - 300 K RANGE AS SPECIFIED
BY CRYSTAL MANUFACTURER.

92CS-42272

Fig. 7 - Oscillator circuit.

V_{sys}—This input is connected to the system voltage. After the CPU initiates power down by setting bit 6 in the Interrupt Control Register to "1", the level on this pin will terminate power down if it rises about 0.7 volt above the level at the V_{BATT} input pin after previously falling below V_{BATT} + 0.7 volt. When power down is terminated, the PSE pin will return high and the Clock Output will be enabled. The CPUR output pin will also return high. The logic level present at this pin at the end of POR determines the CDP68HC68T1's operating mode.

V_{BATT}—The oscillator power source. The positive terminal of the battery should be connected to this pin. When the level on the V_{sys} pin falls below V_{BATT} + 0.7 volt, the V_{BATT} pin will be internally connected to the V_{DD} pin. When the voltage on V_{sys} rises a threshold above (~ 0.7 V) the voltage on V_{BATT}, the connection from V_{BATT} to the V_{DD} pin is opened. When the "LINE" input is used as the frequency source, V_{BATT} may be tied to V_{DD} or V_{SS}. The "XTAL IN" pin must be at V_{SS} if V_{BATT} is at V_{SS}. If V_{BATT} is connected to V_{DD}, the "XTAL IN" pin can be tied to V_{SS} or V_{DD}.

XTAL IN, XTAL OUT—These pins are connected to a 32,768-Hz, 1.048576-MHz, 2.097152-MHz or 4.194304-MHz crystal. If an external clock is used, it should be connected to "XTAL IN" with "XTAL OUT" left open.

V_{DD}—The positive power-supply pin.

CDP68HC68T1

REGISTERS

CLOCK CONTROL REGISTER (Write/Read) - Address 31H

D7	D6	D5	D4	D3	D2	D1	D0
START	LINE	XTAL SEL	XTAL SEL	50 Hz	CLK OUT	CLK OUT	CLK OUT
STOP	XTAL	1	0	60 Hz	2	1	0

CLOCK CONTROL REGISTER

START-STOP—A high written into this bit will enable the counter stages of the clock circuitry. A low will hold all bits reset in the divider chain from 32 Hz to 1 Hz. A clock out selected by bits 0, 1 and 2 will not be affected by the stop function except the 1 and 2-Hz outputs.

LINE-XTAL—When this bit is set high, clock operation will use the 50 or 60-cycle input present at the LINE input pin. When the bit is low, the crystal input will generate the 1-Hz time update.

XTAL SELECT—One of 4 possible crystals is selected by value in these two bits.

0 = 4.194304 MHz 2 = 1.048576 MHz
1 = 2.097152 MHz 3 = 32,768 Hz

50-60 Hz—50 Hz is selected as the line input frequency when this bit is set high. A low will select 60 Hz. The power-sense bit in the Interrupt Control Register must be set low for line frequency operation.

CLOCK OUT—The three bits specify one of the 7 frequencies to be used as the squarewave clock output.

0 = XTAL 4 = Disable (low output)
1 = XTAL/2 5 = 1 Hz
2 = XTAL/4 6 = 2 Hz
3 = XTAL/8 7 = 50 or 60 Hz
 XTAL Operation = 64 Hz

All bits are reset by a power-on reset. Therefore, the XTAL is selected as the clock output at this time.

INTERRUPT CONTROL REGISTER

WATCHDOG—When this bit is set high, the watchdog operation will be enabled. This function requires the CPU to toggle the CE pin periodically without a serial-transfer requirement. In the event this does not occur, a CPU reset will be issued. Status register must be read before re-enabling watchdog.

POWER DOWN—A high in this location will initiate a power down. A CPU reset will occur, the CLK OUT and PSE output pins will be set low and the serial interface will be disabled.

POWER SENSE—This bit is used to enable the line input pin to sense a power failure. It is set high for this function. When power sense is selected, the input to the 50/60-Hz prescaler is disconnected. Therefore, crystal operation is required when power sense is enabled. An interrupt is generated when a power failure is sensed and the power sense and Interrupt True bit in the Status Register are set. When power sense is activated, a "0" must be written to this location followed by a "1" to re-enable power sense.

ALARM—The output of the alarm comparator is enabled when this bit is set high. When a comparison occurs between the seconds, minutes and hours time and alarm counters, the interrupt output is activated. When loading the time counters, this bit should be set low to avoid a false interrupt. This is not required when loading the alarm counters. See PIN FUNCTIONS, INT for explanation of alarm delay.

PERIODIC SELECT—The value in these 4 bits will select the frequency of the periodic output. (See Table I).

INTERRUPT CONTROL REGISTER (Write/Read) - Address 32H

D7	D6	D5	D4	D3	D2	D1	D0
WATCHDOG	POWER DOWN	POWER SENSE	ALARM		PERIODIC SELECT		

All bits are reset by power-on reset.

Table I - Periodic Interrupt Output

D0-D3 VALUE	PERIODIC-INTERRUPT OUTPUT FREQUENCY	FREQUENCY TIMEBASE	
		XTAL	LINE
0	Disable		
1	2048 Hz	X	
2	1024 Hz	X	
3	512 Hz	X	
4	256 Hz	X	
5	128 Hz	X	
6	64 Hz	X	
	50 or 60 Hz		X
7	32 Hz	X	
8	16 Hz	X	
9	8 Hz	X	
10	4 Hz	X	
11	2 Hz	X	X
12	1 Hz	X	X
13	Minute	X	X
14	Hour	X	X
15	Day	X	X

STATUS REGISTER (Read Only) - Address 30H

D7	D6	D5	D4	D3	D2	D1	D0
0	WATCHDOG	TEST MODE	FIRST TIME UP	INTERRUPT TRUE	POWER SENSE INTERRUPT	ALARM INTERRUPT	CLOCK INTERRUPT

WATCHDOG - If this bit is set high, the watchdog circuit has detected a CPU failure.

TEST MODE - When this bit is set high, the device is in the TEST MODE.

FIRST-TIME UP - Power-on reset sets this bit high. This signifies that data in the RAM and Clock is not valid and should be initialized.

INTERRUPT TRUE - A high in this bit signifies that one of the three interrupts (Power Sense, Alarm, and Clock) is valid.

POWER-SENSE INTERRUPT - This bit set high signifies that the power-sense circuit has generated an interrupt.

ALARM INTERRUPT - When the seconds, minutes and hours time and alarm counter are equal, this bit will be set high. Status Register must be read before Loading Interrupt Control Register for valid alarm indication after alarm activates.

CLOCK INTERRUPT - A periodic interrupt will set this bit high.

All bits are reset by a power-on reset except the "FIRST-TIME UP" which is set. All bits except the power-sense bit are reset after a read of this register.

CDP68HC68T1

SERIAL PERIPHERAL INTERFACE (SPI)

PIN SIGNAL DESCRIPTION

SCK (Serial Clock Input)* - This input causes serial data to be latched from the MOSI input and shifted out on the MISO output.

MOSI (Master Out/Slave In)* - Data bytes are shifted in at this pin, most significant bit (MSB) first.





MISO (Master In/Slave Out) - Data bytes are shifted out at this pin, most significant bit (MSB) first.

CE (Chip Enable)** - A positive chip-enable input. A low level at this input holds the serial interface logic in a reset state, and disables the output driver at the MISO pin.

* These inputs will retain their previous state if the line driving them goes into a High-Z state.

** The CE input has an internal pull-down device—if the input is in a low state before going to a High Z, the input can be left in a High Z.

TRUTH TABLE


MODE	SIGNAL			
	CE	SCK*	MOSI	MISO
DISABLED RESET	L	INPUT DISABLED	INPUT DISABLED	HIGH Z
WRITE	H	CPOL = 1  CPOL = 0 	DATA BIT LATCH	HIGH Z
READ	H	CPOL = 1  CPOL = 0 	X	NEXT DATA BIT SHIFTED OUT Δ

Δ MISO remains at a High Z until 8 bits of data are ready to be shifted out during a READ. It remains at a High Z during the entire WRITE cycle.

* When interfacing to CDP68HC05 microcontrollers, serial clock phase bit, CPHA, must be set = 1 in the microcomputer's control register.

FUNCTIONAL DESCRIPTION

The Serial Peripheral Interface (SPI) utilized by the CDP68HC68T1 is a serial synchronous bus for address and data transfers. The clock, which is generated by the microcomputer, is active only during address and data transfers. In systems using the CDP68HC05C4 or CDP68HC05D2, the inactive clock polarity is determined by the CPOL bit in the microcomputer's control register. A unique feature of the CDP68HC68T1 is that it automatically determines the level of the inactive clock by sampling SCK when CE becomes active (see Fig. 8). Input data (MOSI) is latched internally on the Internal Strobe edge and output data (MISO) is shifted out on the Shift edge, as defined by Fig. 8. There is one clock for each data bit transferred (address as well as data bits are transferred in groups of 8).



NOTE: "CPOL" IS A BIT THAT IS SET IN THE MICROCOMPUTER'S CONTROL REGISTER

92CS-37945

Fig. 8 - Serial RAM clock (SCK) as a function of MCU clock polarity (CPOL).

CDP68HC68T1

ADDRESS AND DATA FORMAT

There are three types of serial transfer.

1. Address Control - Fig. 9
2. READ or WRITE Data - Fig. 10
3. Watchdog Reset (actually a non-transfer) - Fig. 11


The Address/Control and Data bytes are shifted MSB first, into the serial data input (MOSI) and out of the serial data output (MISO).

Any transfer of data requires an Address/Control byte to specify a Write or Read operation and to select a Clock or RAM location, followed by one or more bytes of data.


Data is transferred out of MISO for a Read and into MOSI for a Write operation.

ADDRESS/CONTROL BYTE - Fig. 9

It is always the first byte received after CE goes true. To transmit a new address, CE must first go false and then true again. Bit 5 is used to select between Clock and RAM locations.



- 0-4 A0-A4** Selects 5-Bit HEX Address of RAM or specifies Clock Register. Most Significant Address Bit. If equal to "1", A0 through A4 selects a Clock Register. If equal to "0", A0 through A4 selects one of 32 RAM locations. Must be set to "0" when not in Test Mode
- 5 CLOCK/RAM**
- 6 0**
- 7 W/R** W/R = "1" initiates one or more WRITE cycles. W/R = "0", initiates one or more READ cycles.




* SCK CAN BE EITHER POLARITY.

92CM-37946

Fig. 9 - Address/Control byte-transfer waveforms.

READ/WRITE DATA - (See Fig. 10)

Read/Write data follows the Address/Control byte.



* SCK CAN BE EITHER POLARITY

92CM-37948

Fig. 10 - Read/Write data-transfer waveforms.

CDP68HC68T1

WATCHDOG RESET - (See Fig. 11)

When watchdog operation is selected, CE must be toggled periodically or a CPU reset will be outputted.




Fig. 11 - Watchdog operation waveforms.

ADDRESS AND DATA

Data transfers can occur one byte at a time (Fig. 12) or in a multibyte burst mode (Fig. 13). After the Real-Time Clock is enabled, an Address/Control word is sent to select the CLOCK or RAM and select the type of operation (i.e., Read or Write). For a single-byte Read or Write, one byte is transferred to or from the clock register or RAM location specified in the Address/Control byte and the Real-Time Clock is then disabled. Write cycle causes the latched clock register or RAM address to automatically increment. Incrementing continues after each transfer until the device is disabled. After incrementing to 1FH the address will "wrap" to 00H and continue. Therefore, when the RAM is selected the address will "wrap" to 00H and when the clock is selected the address will "wrap" 20H.




Fig. 12 - Single-byte transfer waveforms.




Fig. 13 - Multiple-byte transfer waveforms.

CDP68HC68T1

DYNAMIC CHARACTERISTICS

DYNAMIC ELECTRICAL CHARACTERISTICS-BUS TIMING $V_{DD} \pm 10\%$, $V_{SS} = 0$ V dc, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $C_L = 200$ pF, see Figs. 14 and 15

IDENT. NO.	CHARACTERISTIC		LIMITS (ALL TYPES)				UNITS
			$V_{DD} = 3.3$ V		$V_{DD} = 5$ V		
			Min.	Max.	Min.	Max.	
①	Chip Enable Set-Up Time	t_{EVCV}	200	—	100	—	ns
②	Chip Enable After Clock Hold Time	t_{CVEX}	250	—	125	—	
③	Clock Width High	t_{WH}	400	—	200	—	
④	Clock Width Low	t_{WL}	400	—	200	—	
⑤	Data In to Clock Set-Up Time	t_{DVCV}	200	—	100	—	
⑦	Clock to Data Propagation Delay	t_{CVDV}	—	200	—	100	
⑧	Chip Disable to Output High Z	t_{EXQZ}	—	200	—	100	
⑪	Output Rise Time	t_r	—	200	—	100	
⑫	Output Fall Time	t_f	—	200	—	100	
A	Data In After Clock Hold Time	t_{CVDX}	200	—	100	—	
B	Clock to Data Out Active	t_{CVQX}	—	200	—	100	
C	Clock Recovery Time	t_{REC}	200	—	200	—	




Fig. 14 - WRITE-cycle timing waveforms.

CDP68HC68T1





Fig. 15 - READ-cycle timing waveforms.


SYSTEM DIAGRAMS



Example of a system in which power is always on. Clock circuit driven by line input frequency.

Fig. 16 - Power-on always system diagram.

CDP68HC68T1



Example of a system in which the power is controlled by an external source. The LINE input pin can sense when the switch opens by use of the POWER-SENSE INTERRUPT. The CDP68HC68T1 crystal drives the clock input to the CPU using the CLK OUT pin. On power down when $V_{SYS} < V_{BAT T} + 0.7$ V. $V_{BAT T}$ will power the CDP68HC68T1. A threshold detect activates a p-channel switch, connecting $V_{BAT T}$ to V_{DD} . $V_{BAT T}$ always supplies power to the oscillator, keeping voltage frequency variation to a minimum.

Fig. 17 - Externally-controlled power system diagram.

A Procedure for Power-Down Operation might consist of the following:

1. Set power-sense operation by writing bit 5 high in the Interrupt Control Register.
2. When an interrupt occurs, the CPU reads the status register to determine the interrupt source.
3. Sensing a power failure, the CPU does the necessary housekeeping to prepare for shutdown.
4. The CPU reads the status register again after several milliseconds to determine validity of power failure.
5. The CPU sets power-down bit 6 and disables all interrupts in the Interrupt Control Register when power down is verified. This causes the CPU reset and clock out to be held low and disconnects the serial interface.
6. When power returns and V_{SYS} rises above $V_{BAT T}$, power down is terminated. The CPU reset is released and serial communication is established.

January 1991

CMOS Serial Digital Pulse Width Modulator


Features

- Programmable Frequency and Duty Cycle Output
- Serial Bus Input; Compatible With Motorola/Harris SPI Bus, Simple Shift-Register Type Interface
- 8 Lead Mini DIP Package
- Schmitt Trigger Clock Input
- 4V to 6V Operation, -40°C to +85°C Temperature Range
- 8MHz Clock Input Frequency

Description

The CDP68HC68W1 modulates a clock input to supply a variable frequency and duty-cycle output signal. Three 8-bit registers (pulse width, frequency and control) are accessed serially after power is applied to initialize device operation. The value in the pulse width register selects the high duration of the output period. The frequency register byte divides the clock input frequency and determines the overall output clock period. The input clock can be further divided by two or a low power mode may be selected by the lower two bits in the control register. A comparator circuit allows threshold control by setting the output low if the input at the V_T pin rises above 0.75 volt. The CDP68HC68W1 is supplied in an 8 lead mini DIP plastic package (E suffix).

Pinout



Block Diagram




FIGURE 1

CDP68HC68W1

Maximum Ratings Absolute Maximum Values

DC Supply Voltage Range, (V_{DD}) -0.5V to +7V
 (Voltage Referenced to V_{SS} Terminal)
 Input Voltage Range, All Inputs -0.5V to $V_{DD} + 0.5V$
 DC Input Current, Any One Input $\pm 10mA$
 Power Dissipation Per Package (P_D)
 $T_A = -40^\circ C$ to $+60^\circ C$ (Package Type E) 500mW
 $T_A = +60^\circ C$ to $+85^\circ C$ (Package Type E) Derate Linearly at
 12mW/ $^\circ C$ to 200mW

Device Dissipation Per Output Transistor 100mW
 $T_A =$ Full Package Temperature Range (All Package Types)
 Operating Temperature Range (T_A) $-40^\circ C$ to $+85^\circ C$
 Storage Temperature Range (T_{STG}) $-65^\circ C$ to $+150^\circ C$
 Lead Temperature (During Soldering) $+265^\circ C$
 At Distance $1/16 \pm 1/32$ In. ($1.59 \pm 0.79mm$) From Case for
 10s Max

Recommended Operating Conditions $T_A = -40^\circ C$ to $+85^\circ C$. For maximum reliability, device should always be operated within the following ranges:

CHARACTERISTIC	SYMBOL	LIMITS		UNITS
		MIN.	MAX.	
DC Operating Voltage Range	-	4	6	V
Input Voltage Range (Except V_T Pin)	V_{IH} V_{IL}	$0.7 V_{DD}$ -0.3	$V_{DD} + 0.3V$ $0.3 V_{DD}$	V
V_T Pin Output Voltage Threshold	V_{IT}	0.4	$0.15 V_{DD}$	V
Serial Clock Frequency, SCK ($V_{DD} = 4.5V$)	F_{SCK}	DC	2.1	MHz
Clock Frequency	F_{CLK}	DC	8	MHz

Static Electrical Characteristic $T_A = -40^\circ C$ to $+85^\circ C$, $V_{DD} = 5V \pm 10\%$

CHARACTERISTIC	SYMBOL	LIMITS		UNITS
		MIN.	MAX.	
Device Current in "Power Down" Mode, Clock Disabled	I_{PD}	-	1	μA
Low Level Output Voltage ($I_{OL} = 1.6mA$)	V_{OL}	-	0.4	V
High Level Output Voltage ($I_{OH} = -1.6mA$)	V_{OH}	$V_{DD} - 0.4V$	-	V
Input Leakage Current	I_{IN}	-	± 1	μA
Operating Device Current ($f_{CLK} = 1MHz$)	I_{OPER}	-	1	mA
Clock Input Capacitance ($V_{IN} = 0V$, $f_{CLK} = 1MHz$, $T_A = +25^\circ C$)	C_{IN}	-	10	pF

Pin Signal Functions

PIN NO.	PIN SIGNAL	PIN FUNCTION	
PIN 1:	CLK	(INPUT)*	CLOCK - The clock signal to be altered by the PWM circuitry. This is the source of the PWM output. This input frequency can be internally divided by either one or two, depending on the state of the CD bit in the control register.
PIN 2:	\overline{CS}	(INOUT)	CHIP SELECT - A high-to-low (1 to 0) transition selects the chip. A low-to-high (0 to 1) transition deselects the chip and transfers data from the shift registers to the data registers.
PIN 3:	VT	(INPUT)	VOLTAGE THRESHOLD - An analog voltage greater than 0.75V (at $V_{DD} = 5V$) on this pin will immediately cause the PWM output to go to logic "0". This will be the status until the V_T input is returned to a voltage below 0.4V, the W1 is deselected, and then one or more of the data registers is written to. An analog voltage on this pin less than 0.75V (at $V_{DD} = 5V$) will allow the device to operate as specified by the values in the registers.
PIN 4:	VSS	(POWER)	GROUND - Establishes the low (logic 0) voltage level.
PIN 5:	DATA	(INPUT)	Data input at this pin is clocked into the shift register (i.e., latched) on the rising edge of the serial clock (SCK), most significant bits first.
PIN 6:	SCK	(INPUT)	SERIAL CLOCK - A rising edge on this pin will shift data available at the (DATA) pin into the shift register.
PIN 7:	PWM	(OUTPUT)	This pin provides the resultant output frequency and pulse width. After V_{DD} power up, the output on this pin will remain a logic "0", until the chip is selected, 24 bits of information clocked in, and the chip deselected.
PIN 8:	V_{DD}	(POWER)	Establishes the high (logic 1) voltage level.

*Schmitt trigger input.

6
SPI SERIAL BUS PERIPHERALS

Functional Description

Introduction

The digital pulse width modular (DPWM) divides down a clock signal supplied via CLK Pin 1 as specified by its control, frequency and pulse width data registers. The resultant output signal, with altered frequency and duty cycle, appears at PWM Pin 7.

Serial Port

Data are entered into the three DPWM registers serially through the data pin, Pin 5, accompanied by a signal applied to SCK Pin 6. The user can supply these serial data via shift register(s) or a microcomputer's serial port, such as the SPI port available on most 68HC05 microcomputers. Microcomputer I/O lines can also be used to simulate a serial port.

Data are written serially, most significant bit first, in 8, 16, or 24-bit increments. Data are sampled and shifted into the PWMs shift register on each rising edge of the SCK. The serial clock should remain low when inactive. Therefore, when using a 68HC05 microcomputer's SPI port to provide data, program the microcomputer's SPI control register bits CPOL, CPHA to 0, 0.

The CDP68HC68W1 latches data words after device deselection. Therefore, CS must go high (inactive) following each write to the W1.

Power-Up Initialization

Upon VDD power up, the output of the PWM chip will remain at a low level (logic zero) until:

1. The chip is selected (CS pin pulled low).
2. 24 bit of information are shifted in.
3. The chip is deselected (CS pin pulled high).

The 24-bits of necessary information pertain to the loading of the three PWM 8-bit registers, in the following order:

1. Control register
2. Frequency register
3. Pulse width register

See section entitled "Pulse Width Modulator Data Registers" for a description of each register. Once initialized, the specified PWM output signal will appear until the device is reprogrammed or the voltage on the VT pin rises above the specified threshold. Reprogramming the device will update the PWM output after the end of the present output clock period.

Reprogramming Shortcuts

After the device has been fully programmed upon power up, it is only necessary to input 8 bits of information to alter the output pulse width, or 16 bits to alter the output frequency.

Altering the Pulse Width: The pulse width may be changed by selecting the chip, inputting 8 bits, and deselection the chip. By deselection the chip, data from the first 8-bit shift register are latched into the pulse width register (PWM register). The frequency and control registers remain unchanged. The updated PWM information will

appear at the output only after the end of the previous total output period.

Altering the Frequency: The frequency can be changed by selecting the chip, inputting 16-bits (frequency information followed by pulse width information), and deselection the chip. Deselection will transfer 16 bits of data from the shift register into the frequency register and PW register. The updated frequency and PW information will appear at the PWM output pin only after the end of the previous total output period.

Altering the Control Word: Changing the clock divider and/or power control bit in the CDP68HC68W1 control register requires full 24-bit programming, as described under Power Up Initialization.

Pulse Width Modulator Data Registers

Control Register

X	X	X	X	X	X	PC	CD
7	6	5	4	3	2	1	0

Bit

X = Don't Care

Byte One: Control Register

Bits 7-2

These bits are don't care.

Bit 1 (PC)

Power Control Bit. If this bit is a "0", the chip will remain in the active state. If the bit is set to a "1", internal clocking and the voltage comparator (VT) circuit and voltage reference will be disabled. Thus the chip will enter a low current drain mode. The chip may only reenter the active mode by clearing this bit and clocking in a full 24 bits of information.

Bit 0 (CD)

Clock Divider Bit. If this bit is a "0", the chip will set internal clocking (CLK) at a divide-by-one rate with respect to the (CLK). If this bit is set to "1", the internal clocking will be set to a divide-by-2 state.

Byte Two: Frequency Data Register

Bits 7-0

This register contains the value that will determine the output frequency or total period by:

$$F_{OUT} = \frac{F_{IN}}{(N+1)(CD+1)}$$

Where FOUT = resultant PWM output frequency

FIN = the frequency of input CLK

n = value in frequency register

CD = value of clock divider bit in control register

For a case of n (binary value in frequency register) equal to 5, and CD (clock divider) = 0 (divide-by-1), the PWM output will be a frequency 1/6 that of the input clock (CLK). Likewise, the output clock period will be equal to 6 input CLK periods.

CDP68HC68W1

Byte Three: Pulse Width Data Register

Bits 7-0 This register contains the value that will determine the pulse width or duty cycle (high duration) of the output PWM waveform.

$$PW = (N+1)(CD + 1)$$

Where PW = Pulse width out as measured in number of input CLK periods.

CD = Value of clock divider bit in control register.

N = Value in PW register.

For a case of n (binary value in PW register) equal to 3 and CD (clock divider) = 0 (divide-by-1), the output will be 4 input clock periods of a high level followed by the remaining clocks of the total period which will be a low level.

Assuming the frequency register contains a value of 5, the resultant PWM output would be high for 4 CLK periods, low for 2.

Using the CDP68HC68W1 (Summary)

Programming the CDP68HC68W1

1. Select chip
2. Write to control register*
3. Write to frequency register*
4. Write to pulse width register*
5. Deselect chip

NEXT: To then alter the pulse width:

1. Select chip
2. Write to pulse width register*
3. Deselect chip

OR: To then alter the frequency (and possibly PW):

1. Select chip
2. Write to frequency register*
3. Write to pulse width register*
4. Deselect chip

*All writes use 8-bit words

CDP68HC68W1 Registers

1. Control Register:
 - Bit 0 = CLK ÷ 2 if set ("CD bit")
 - Bit 1 = Power down if set
2. Frequency Register:
 - A value of N written to the frequency register yields an output frequency of:


$$\text{Frequency Output} = \frac{\text{CLK Frequency}}{(N+1)(CD+1)}$$

3. Pulse Width Register:
 - Determines duty cycle (high duration) of PWM output signal. A value of N written to the PW register yields a pulse width of:

$$\text{Pulse Width} = (N+1)(CD+1)$$

EXAMPLE: when CD = 0, frequency register = 4, pulse width register = 1; output = high for 2 input CLK periods, low for 3:

1. Select chip
2. Then write (most significant bit first) to the control, the frequency, and pulse width registers (control = 00, frequency = 04, PW = 1)
3. Deselect the chip




CDP68HC68W1

New pulse width out begins and PWM goes high when \overline{CS} is raised after last SCK pulse (assuming no previous time-out). PWM then toggles on falling CLK edges.


Resulting output waveform: Control = 00 = Divide-by-1, frequency = 4:

$$\text{Frequency} = \frac{\text{INPCLK}}{(0+1)(0+1)} = \frac{\text{INPCLK}}{5};$$

$$\text{PW} = 1: (1+1)(0+1) = 2 \text{ CLKs high time}$$



Serial Peripheral Interface (SPI) Timing




Timing Characteristics $V_{DD} = 5.0 V_{DC} \pm 10\%$, $V_{SS} = 0 V_{DC}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$

I. D. NO.	CHARACTERISTICS	LIMITS		UNITS
		MIN.	MAX.	
	Serial Clock Frequency, f_{SCK}	DC	2.1	MHz
1	Cycle Time	480	-	ns
2	Enable Lead Time	240	-	ns
3	Enable Lag Time	-	200	ns
4	Serial Clock (SCK) High Time	190	-	ns
5	Serial Clock (SCK) Low Time	190	-	ns
6	Data Setup Time	100	-	ns
7	Data Hold Time	100	-	ns
8	Fall Time (70% V_{DD} to 20% V_{DD} , $C_L = 200\text{pF}$)	-	100	ns
9	Rise Time (20% V_{DD} to 70% V_{DD} , $C_L = 200\text{pF}$)	-	100	ns

CP68HC68W1

PWM Timing



Timing Characteristics $V_{DD} = 5.0 V_{DC} \pm 10\%$, $V_{SS} = 0 V_{DC}$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$

I. D. NO.	CHARACTERISTICS	LIMITS		UNITS
		MIN.	MAX.	
	Clock Frequency, f_{CLK}	DC	8.0	MHz
1	Cycle Time	125	-	ns
2	Clock to PWM Out	-	125	ns
3	Clock High Time	50	-	ns
4	Clock Low Time	50	-	ns
5	Rise Time (20% V_{DD} to 70% V_{DD})	-	100	ns
6	Fall time (70% V_{DD} to 20% V_{DD})	-	100	ns

CDP68HC68W1 Application Example

The following example was written for a system which has the CDP68HC68W1 connected to the SPI bus of a CDP68HC05C4 microcontroller. The program sets the W1 to run a divide by 200 frequency with a duty cycle of 30% by writing to the Control Register, the Frequency Data

Register, and the Pulse Width Data Register. The frequency and pulse width are then modified. Finally the pulse width is modified without changing the frequency. The program was assembled using the Harris HASM5 assembler.

```
*****
* File:           W1.S
*               Example W1 routines - sets W1 to a divide by
*               200 output with 30% duty cycle
*
* Date:          Tue 09-25-1990
*****
*               Partial Map of 68HC05C4 Hardware Registers
*****
```

```
0000          Section      Registers,$0000
0000          PortA      ds      1          ;Port A
0001          PortB      ds      1
0002          PortC      ds      1
0003          PortD      ds      1
0004          DDRA       ds      1          ;Port A Data Direction Register
0005          DDRB       ds      1
0006          DDRC       ds      1
0007          DDRD       ds      1
0008          __Free1    ds      2          ;two unused locations
000A          SPCR       ds      1          ;SPI Control Register
0040 = 64     __SPE      equ     01000000b ;SPI Enable bit
0010 = 16     __MSTR     equ     00010000b ;SPI Master Mode bit
000B          SPSR       ds      1          ;SPI Status Register
0080 = 128    __SPIF     equ     10000000b ;SPI Flag bit for ANDs, CMPs, etc.
0007 = 7      __SPIF     equ     7         ;SPI Flag bit for BRSETs & BRCLRs
000C          SPDR       ds      1          ;SPI Data Register
```

CDP68HC68W1

```

*****
*          W1 Constants
*****
0000 = 0   W1      equ    0           ;W1 is connected to bit 0 of Port A
0002 = 2   W1__PC equ    00000010b   ;Power Control: 1 = power down
0001 = 1   W1__CD equ    00000001b   ;Clock Divider: 1 = divide by 2
*****
*          Main Routines
*****
0100                                Section Code,$0100
0100 CD0143 main      jsr    Initialize__W1          ;turn on PA0
                                Set200__30
0103 1100             bclr   W1,PortA              ;select W1 (CE is active low)
0105 CD0138          jsr    Set__W1__SPI__Mode      ;Setup the 68HC05 SPI control...
                                ;to talk to the W1
*****Set Up Control, Frequency, and Pulse Width
SendAllCommands
0108 A601            lda    #W1__CD              ;set divide by two clock on W1
010A CD013D          jsr    SPI__xmit
010D A663            lda    #99                  ;set frequency to divide by 200
010F CD013D          jsr    SPI__xmit
0112 A61D            lda    #29                  ;set pulse width to 30% duty cycle
0114 CD013D          jsr    SPI__xmit
DeselectW1__1
0117 1000            bset   W1,PortA              ;deselect the W1 which loads registers
                                ;with values transmitted
                                ;
                                ;do something else, then...
                                ;
*****Modify Frequency and Pulse Width
ChangeFreq__and__Width
0119 1100            bclr   W1,PortA              ;select W1 (CE is active low)
011B CD0138          jsr    Set__W1__SPI__Mode      ;Setup the 68HC05 SPI control...
                                ;to talk to the W1
SendCommands2
011E A631            lda    #49                  ;set frequency to divide by 100 (the
0120 CD013D          jsr    SPI__xmit              ;divide by 2 is still in effect)
0123 A609            lda    #9                   ;set pulse width to 20% duty cycle
0125 CD013D          jsr    SPI__xmit
DeselectW1__2
0128 1000            bset   W1,PortA              ;deselect the W1 which loads registers
                                ;with values transmitted
                                ;
                                ;do something else, then...
                                ;
*****Modify Pulse Width
ChangeWidth
012A 1100            bclr   W1,PortA              ;select W1 (CE is active low)
012C CD0138          jsr    Set__W1__SPI__Mode      ;Setup the 68HC05 SPI control...
                                ;to talk to the W1
SendCommands3
012F A611            lda    #17                  ;set pulse width to 38% duty cycle
0131 CD013D          jsr    SPI__xmit
DeselectW1__3
0134 1000            bset   W1,PortA              ;deselect the W1 which loads registers
                                ;with values transmitted
Finis
0136 20FE            bra    *                    ;loop forever

```

CDP68HC68W1

* Common Subroutines

0138 Section Subroutines,*
Set_W1_SPI_Mode
0138 A650 lda #_SPE+_MSTR ;Enable SPI as a Master with...
013A B70A sta SPCR ;CPHA=CPOL=0,
013C 81 rts
SPI_Xmit
013D B70C sta SPDR ;send A to SPI device
SPI_wait
013F 0F0BFD brclr ____SPIF,SPSR,SPI_wait ;wait until transmit complete
0142 81 rts
Initialize_W1
0143 1000 bset W1,PortA ;disable the W1 (CE is active low)
0145 1004 bset W1,DDRA ;by activating PA0 as a high
0147 81 rts

CDP6805

7

PACKAGING INFORMATION

	PAGE
OPERATING AND HANDLING CONSIDERATIONS	7-3
CMOS INTEGRATED CIRCUITS	7-3
GENERAL CONSIDERATIONS	7-3
CMOS DESIGN CONSIDERATIONS	7-5
OPERATING RULES	7-7
HANDLING RULES	7-7
CDP6805 PACKAGE SELECTION GUIDE	7-8
DUAL-IN-LINE PLASTIC PACKAGES (PDIP)	7-9
SMALL OUTLINE PLASTIC PACKAGES (SOIC)	7-13
PLASTIC LEADED CHIP CARRIER PACKAGES (PLCC)	7-15
METRIC PLASTIC QUAD FLATPACK PACKAGES (MQFP)	7-16
CERAMIC DUAL-IN-LINE METAL SEAL PACKAGES (SBDIP)	7-17

7

PACKAGING
INFORMATION

Operating And Handling Considerations

CMOS Integrated Circuits

This is a summary of important operating recommendations and precautions which should be followed in the interest of maintaining the high standards of performance of solid state devices.

The design flexibility provided by these devices makes possible their use in a broad range of applications and under many different operating conditions. When incorporating these devices in equipment, therefore, designers should anticipate the rare possibility of device failure and make certain that no safety hazard would result from such an occurrence.

Absolute Maximum Ratings

The published ratings of the devices are based on the Absolute Maximum Rating System, which is defined by the following industry standard (JEDEC) statement:

Absolute Maximum Ratings are limiting values of operating and environmental conditions applicable to any electron device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

The device manufacturer chooses these values to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in device characteristics.

The equipment manufacturer should design so that initially and throughout life no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in device characteristics.

It is recommended that equipment manufacturers consult their local Sales Office whenever device applications involve unusual electrical, mechanical or environmental operating conditions.

General Considerations

In general, with any application where devices are operated at voltages which may be dangerous to personnel, suitable precautionary measures should be taken to prevent direct contact with these devices.

The metal shells of some solid state devices such as the TO-5 style package often used for integrated circuits usually has the substrate or most negative supply voltage connected to the case. Therefore, consideration should be given to the possibility of shock hazard if the shells are to operate at voltages appreciably above or below ground potential.

Devices should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.

In common with many electronic components, solid state devices should be operated and tested in circuits which have reasonable values of current limiting resistance, or

other forms of effective current overload protection. Failure to observe these precautions can cause excessive internal heating of the device and result in destruction and/or possible shattering of the enclosure.

The small size of most solid state products provides obvious advantages to the designers of electronic equipment. However, it should be recognized that these compact devices usually provide only relatively small insulation area between adjacent leads and the device package. When these devices are used in moist or contaminated atmospheres, therefore, supplemental protection must be provided to prevent the development of electrical conductive paths across the relatively small insulating surfaces.

Thermal Considerations

The maximum allowable power dissipation in a solid state device is limited by the junction temperature. An important factor in assuring that the junction temperature remains below the specified maximum value is the ability of the associated thermal circuit to conduct heat away from the device.

When a solid state device is operated in free air, without a heat sink, the steady state thermal circuit is defined by the junction-to-free air thermal resistance given in the published data for the device. Thermal considerations require that a free flow of air around the device is always present and that the power dissipation be maintained below the level which would cause the junction temperature to rise above the maximum rating at the worst case ambient temperature.

Electrostatic Voltage Discharge Considerations

Electrostatic voltage discharge of sufficient energy can damage any solid state device. These electrical potentials can be significantly reduced during handling or testing by following industry accepted practices which include:

- Properly grounded equipment, workstations, operators and handlers
- The use of air ionizers
- Control of ambient humidity
- Device storage and transportation in a charge dissipative medium such as 'Eccosorb™ LD26' or equivalent

Mounting

Integrated circuits are normally supplied with tin/lead dipped leads to facilitate soldering into circuit boards.

When integrated circuits are welded onto printed circuit boards or equipment, the presence of moisture between the closely spaced terminals can result in conductive paths that may impair device performance in high impedance applications. It is therefore recommended that conformal coatings or potting be provided as an added measure of protection against moisture penetration.

In any method of mounting integrated circuits which involves bending or forming of the device leads, it is extremely important that the lead be supported and clamped between the bend and the package seal, and that bending be done with care to avoid damage to lead plating. In no case should the radius of the bend be less than the

Operating and Handling Considerations

diameter of the lead, or in the case of rectangular leads, such as those used in the 14 lead and 16 lead flat packages, less than the lead thickness. When solder dipped leads are formed, they must be reflowed or redipped within 40 mils of the package body. It is also extremely important that the ends of the bent leads be straight to assure proper insertion through the holes in the printed circuit board.

Many semiconductor products are available in surface mounted packages which enable the user to mount these devices directly on the surface of a circuit board. Unlike conventional dual-in-line (DIP) leaded packages which require through holes for insertion, surface mounted packages are soldered to a series of pads on a circuit board using a variety of acceptable techniques such as vapor phase or infrared reflow. This series of pads, commonly called a footprint, matches the lead or contact outline of the package(s) being used.

Recommended Lead Forming Practices

DIC Packages

The leads on dual-in-line CERDIP or dual-in-line Sidebrazed packages are not intended to be bent or formed. No further lead forming is recommended.

Flat Packages

Many flat packages, including some quad flat packages, are provided to users with the leads in a horizontal plane.

Since users form leads into many configurations, these relatively thin leaded devices require a certain amount of care to avoid any handling which would affect the suitability of these leads.

Taking guidance from Mil-Std-4544, the following is recommended when bending leads:

- The bend radius must exceed twice the lead thickness
- Always start the bending 0.015 inches or more away from the device body to protect body-to-lead adherence, and body hermeticity
- Bend leads 85 degrees maximum to provide a strong fixed position condition
- Use roller type die when forming gold plated leads to minimize surface scouring
- Provide a minimum surface contact length of 2 times the lead width
- Leads should be cleaned of any bending tool lubricants to enhance solderability

Cleaning After Mounting

A wide variety of chemicals and solvents is available for fluxing, degreasing, and flux removal. Care must be exercised in the selection of materials, such that from a reliability standpoint, there is no adverse effect on component life. A major contributor affecting device reliability is the chemical reaction of chloride with the aluminum metallization of the die. Eventually this etching process will result in electrical open circuits. The mechanism is defined as Electrolytic Metal Attack (EMA) and is accelerated in a moisture environment. Cleaning and fluxing compounds free of chloride will therefore maximize device life. Chloride is defined as the dissociated ion, which is soluble in water, as contrasted to the water insoluble organic chlorine of

compounds such as perchloroethylene and trichloroethane. It is, of course, impractical to evaluate the long term effect on semiconductor life of all chemicals which are marketed under a variety of brand names.

The choice of fluxes for electronic applications should be restricted to rosin types R, RMA, RA and water soluble organic acid, OA, formulations. Inorganic acid fluxes should not be used as they can attack the internal metallization of the semiconductor. As stated above, it is further recommended, where applicable, that nonhalide type fluxes be used for improved device reliability. Some examples of acceptable fluxes are:

A. Rosin Types (RA):

- Alpha 711
- Alpha 809 foam flux
- Alpha 811 foam flux
- Alpha 815 foam flux
- Alpha TL33M halide free

B. Water Soluble Organic Acid (OA) Types, Halide Free:

- Blackstone 1452
- Kenco 183
- Alpha 260HF and 265HF

Since circuit boards can fall into several categories, such as single sided, double sided with plated through holes and densely populated multilayer types, it must be stressed that the manufacturer's recommendation be considered when choosing the proper flux for the process being used.

Flux cleaning and/or degreasing is necessary to assure that the final soldered assembly is free of contaminating soils. The choice of the cleaning system is relative to the soil being removed. Water based cleaners are generally used to remove polar soils, such as rosin activators, organic acid residues, and finger salts. Solvent cleaners are chosen for removal of organic (nonpolar) contaminants, which include rosins, oils and greases. Cleaning methods can incorporate immersion (with or without ultrasonics), brushing and spraying. The choice of cleaner should be based on affinity for the contaminant, ability to thoroughly wet parts, and compatibility with components. It should also be safe to use.

Solvent cleaners are generally divided into two classes: chlorinated and fluorinated. These can be used for cleaning rosin activated (RA) fluxes: The chlorinated solvents are more aggressive and care must be taken to assure there is no damage to components or substrate. This type solvent should not be used with silicon encapsulated transistors as the solvent will tend to dissolve the plastic. The use of chlorinated solvents must be closely monitored because of a breakdown to form acid components in the presence of moisture. The solvent should be checked regularly and discarded when acid levels exceed manufacturer's guidelines. Fluorinated solvents are normally blends of trifluorotrchloroethane with other solvents, such as methanol, ethanol, isopropanol, acetone, methylene chloride, or chloroform. These solvents can be purchased under trade names as Freon TE, TE35, TP35, Frigen 113 TR-M, Haltron 113 MOM and Flugene 113 MA. Fluorinated systems are milder acting and are used in vapor degreasing systems at the boiling point of the solvent mixture.

Operating and Handling Considerations

The solvents may be used for a maximum of 4 hours at +25°C or for a maximum of 1 hour at +50°C.

Rosin fluxes can be removed by either solvent or aqueous cleaners. The water systems contain an additive that reacts with the rosin acids to convert the acids to a water soluble biodegradable soap. Water soluble organic acid fluxes may require the use of a neutralizer to accelerate the solubility of the acid residues and neutralize any residues that may remain. Alcohols are acceptable solvents for rosin based flux removal; but because of flammability concerns, the fluorinated alcohol blends are preferred. Examples of suitable alcohols are methanol, isopropanol and special denatured ethyl alcohols, such as SDA1, SDA30, SDA34 and SDA44.

If the completed assembly is to be encapsulated, the effect on the molded plastic transistor must be studied from both a chemical and physical standpoint.

CMOS Design Considerations

ESD (Electrostatic Discharge)

Since the introduction of MOS, manufacturers have searched for effective and safe ways of handling this voltage sensitive device. High input impedance of CMOS, coupled with gate oxide breakdown characteristics, result in susceptibility to electrostatic charge damage.

Figure 1 shows a cross section of a silicon gate MOS structure. Note the very thin oxide layer (≈ 300 to 500\AA) present under the gate material. Actual breakdown voltage for this insulating layer ranges from 30V to 50V.

Handling equipment and personnel, by simply moving, can generate in excess of 10kV of static potential in a low humidity environment. Thus, static voltages, in magnitudes sufficient to damage delicate MOS input gate structures, are generated in most handling environments.

A failure occurs when a voltage of sufficient magnitude is applied across the gate oxide causing it to breakdown and destruct. Molten material then flows into the void creating a short from the gate to the underlying silicon. Such shorts occur either at a discontinuity in doping concentration, or at a defect site in the thin oxide. If no problems appear in the oxide, breakdown would most likely occur at gate/source, or gate/drain intersection coincidence due to the doping concentration gradient.

Noncatastrophic degradation may result due to overstressing a CMOS input. Sometimes an input may be




FIGURE 1. SILICON GATE PFET STRUCTURE CROSS SECTION THE HEAVILY DOPED SOURCE AND DRAIN REGION IS SHOWN. THEY ARE SEPARATED BY A NARROW GAP OVER WHICH LIES A THIN GATE OXIDE AND GATE MATERIAL.

* 1Å (Angstrom = 10^{-8} cm)

damaged, but not shorted. Most of these failures relate to damage of the protection network, not the gate, and show up as increased input leakage.

Voltage Limiting Input Protection

During the evolution of monolithic MOS, manufacturers developed various protection mechanisms that are an integral part of the circuit. However, several of these earlier techniques have been replaced by improved methods now in use. The object of most of these schemes is to prevent damage to input gate structures by limiting applied voltages.

Recent CMOS designs employ a dual diode concept in their input protection networks. Figure 2 illustrates such a protection circuit.

One characteristic of junction isolated CMOS protection circuits is the $\approx 200\Omega$ current limiting resistor. Cross sectional area of the metallization leading to the resistor, and the area of the resistor are, therefore, designed to absorb discharge energy without sustaining permanent damage. This dual diode protection has proved very effective and is the most commonly used method in production today.

Harris Input Gate Protection

To protect input device gates against destructive overstress by static electricity accumulating during handling and insertion of CMOS products, circuit protection is provided on all inputs. The general configuration of this protection circuit is shown in Figure 2.

Both diodes to the V_{DD} and V_{SS} lines have breakdown voltages averaging between 35V and 40V. Excessive static charge accumulated on the input pin is thus effectively discharged through these diodes which limit the voltage applied from gate to drain and source. The 200Ω resistor




FIGURE 2. JUNCTION ISOLATED DUAL DIODE PROTECTION NETWORKS ARE MOST COMMONLY USED IN TODAY'S CMOS CIRCUITS

NOTE: For CMOS, V_{DD} is most positive; V_{SS} is most negative

7

PACKAGING INFORMATION

Operating and Handling Considerations

provides current limiting during discharge. Depending on the polarity of the input static charge and on which of the supply pins are grounded, the protective diodes may either conduct in the forward direction or breakdown in the reverse direction.

There are two trade-offs to consider when fabricating an input protection scheme, namely effectiveness of the overvoltage protection and performance of the overall circuit. It is obvious that increasing the series resistance and capacitance at an input limits current and this, in turn, increases the input protection's ability to absorb the shock of a static discharge. However, such an approach to protection can have a significant effect on circuit speed and input leakage. The input protection selected must therefore provide a useful performance level and adequate static charge protection.

Commonly used MOS input protection circuits all have basic characteristics that limit their effectiveness. The zener diodes, or forward biased pn junctions, employed have finite turn on times too long to be effective for fast rise time conditions. A static discharge of 1.5kV into a MOS input may bring the gate past its breakdown level before the protection diodes or zener becomes conductive.

Actual turn on times of zeners and pn diodes are difficult to determine. It is estimated that they are a few nanoseconds and a few tens of picoseconds, respectively. A low impedance static source can easily produce rise times equal to or faster than these turn on times. Obviously, the input time constant required to delay buildup of voltage at the gate must be much higher for zener diodes or other schemes having longer turn on times.

Consider an example. Figure 3 shows a test circuit that simulates the discharge of a 1.5kV static charge into a CMOS input. Body capacitance and resistance of the average person is represented by a 100pF capacitor through 1.5kΩ. Switch A is initially closed, charging 100pF to 1.5kV with switch B open. Switch A is opened, then B is closed, starting the discharge. With the $1.5k\Omega \times 5pF$ time constant to limit the charge rate at the DUT input, it would take approximately 350ps to charge to 70V above V_{DD} . Diode turn on time is much shorter than 350ps, hence the gate node would be clamped before any damage could be sustained.




FIGURE 3. INPUT PROTECTION NETWORK TEST SETUP ILLUSTRATES HOW DIODE CLAMPING PREVENTS EXCESSIVE VOLTAGES FROM DAMAGING THE CMOS DEVICE.

The Forward Bias Phenomenon

Monolithic CMOS integrated circuits employ a single crystal silicon wafer into which FET sources and drains are implanted. For complex functions many thousands of transistors may be required and each must be electrically isolated for proper operation.

Junction techniques are commonly used to provide the required isolation each switching node operating reverse biased to its respective substrate material. Additionally, as previously mentioned, protection diodes are provided to prevent static charge related damage where inputs interface to package pins. Forward biasing any of these junctions with or without power applied may result in malfunction, parametric degradation, or damage to the circuit.

High currents resulting from an excessive forward bias can cause severe overheating localized to the area of a junction. Damage to the silicon, overlying oxide and metallization can result.

Bipolar Parasitics

Care must always be exercised not to forward bias junctions from input or output pads.

A complex and potential defect phenomenon is the interaction of a npn/pnp combination a la SCR (Figure 5). Forward biasing the base emitter junction of either bipolar component can cause the pair to latch up if $\beta_{npn} \times \beta_{pnp} \geq 1$. The resultant low impedance between supply pins can cause fusing of metallization or over dissipation of the chip.

Figure 5 shows how an SCR might be formed. The p+ diffusion labeled INPUT is connected to aluminum metallization




FIGURE 5. IMPROPER BIASING CAN LATCH-UP THIS SCR CONFIGURATION.

Ap+ GUARD RING IS COMMONLY USED TO KILL LATERAL pnp ACTION. THIS RING IS DIFFUSED INTO THE SURFACE AT THE JUNCTION OF p- AND n- SILICON.

Operating and Handling Considerations

and bonded to a package pin. Biasing this point positive with respect to V_{DD} supplies base drive to the pnp through R2. Although gain of these lateral devices is normally very low, sufficient collector current may be generated to forward bias and supply substantial base current to the vertical npn parasitic. Once the pair has been activated, each member provides the base current required to sustain the other. A latched condition will be maintained until power is removed or circuit damage disables further operation.

Operating Rules

Unused Inputs

All unused input leads must be connected to either the low rail (V_{SS} , V_{EE} or GND) or the high rail (V_{CC} or V_{DD}), whichever is appropriate for the logic circuit involved. A floating input not only can result in faulty logic operation, but can cause the maximum rated power dissipation to be exceeded and may result in damage to the device. Inputs to these types, which are mounted on printed circuit boards that may temporarily become unterminated, should have a resistor to the high or low voltage supply rails. A useful range of values for such resistors is from 10 kilohms to 1 megohm. Pins that are I/O must have a terminating resistor.

Note: Some devices contain integrated terminating resistors

Input Signals

Signals shall not be applied to the inputs while the device power supply is off unless the input current is limited to a steady state value of less than the absolute maximum rating. Input currents of less than the maximum rating prevent device damage; however, proper operation may be impaired as a result of current flow through structural diode junctions.

Capacitance on a CMOS input or output will result in a forward bias condition when power is turned off. This capacitance must discharge through forward biased input or output to substrate junctions as the bus voltage collapses. Excessive capacitance (thousands of pF) should be avoided as discharging the stored energy may generate excessive current densities during power-down.

Where forward biasing is inevitable, current limiting should be provided. Current should not be permitted to exceed 1mA on any package pin excluding supply pins.

Output Short Circuits

Shorting of outputs to the high or low supply rail can damage many of the higher output current CMOS types, such as the CD4007, CD4041, CD4049 and CD4050. In general, these types can all be safely shorted for supplies up to 5V, but will be damaged (depending on type) at higher power supply voltages. For the CMOS HC/HCT/HCU types, outputs may be shorted to V_{CC} ($5V \pm 10\%$) for 1 second maximum and only one output at a time. For cases in which a short circuited load, such as the base of a pnp or an npn bipolar transistor, is directly driven, the device output characteristics given in the published data should be consulted to determine the requirements for a safe operation below the device maximum rated output power.

CMOS Power Supply Distribution

Power distribution should be a prime consideration in all CMOS designs. Although DC power dissipation is very low,

dynamic power (due to switching transients) can be high. High voltage and/or low temperature operation increase dynamic current transients.

A low impedance power source and supply to ground capacitance bypass will significantly reduce noise generation on signal and power line to greatly enhance system reliability.

Decoupling

Higher speeds, faster edges and higher output drive currents cause higher frequency current transients to be imposed on ground and V_{DD} rails of an IC. For LSI and high speed families, consideration of power supply distribution and decoupling become important. Before decoupling can be utilized for noise reduction there must be a good power supply distribution network. A good ground connection system and capacitive decoupling must be employed. Testing has shown 0.01 μ F/package to be effective in filtering noise generated by most CMOS circuits.

Handling Rules

There is no completely foolproof system of chip input protection presently in production. If static discharge is of high enough magnitude, or of sufficiently short rise time, some damage or degradation may occur. It is evident, therefore, that proper handling procedures should be adopted at all times.

Elimination of reduction of static charge can be accomplished as follows:

- Use conductive work stations. Metallic or conductive plastic tops on work benches connected to ground help eliminate static buildup.
- Ground all handling equipment.
- Ground all handling personnel with a conductive bracelet through 1M Ω to ground. The 1M Ω resistor will prevent injury.
- Smocks, clothing and especially shoes of certain insulating materials (notably nylon) should not be worn in areas where devices are handled. These materials, highly dielectric in nature, will hold or aid in the generation of a static charge.
- Control relative humidity to as high a level as practical. A higher level of humidity helps bleed away any static charge as it collects.
- Ionized air blowers reduce charge buildup in areas where grounding is not possible or desirable.
- Devices should be in antistatic conductive carriers during all phases of transport. If antistatic carriers are used the devices and carriers should be in a static shielding bag.
- In automated handling equipment, the belts, chutes or other surfaces the leads contact should be of a conducting nature. If this is not possible, ionized air blowers may be a good alternative.

All CMOS products are shipped in antistatic packaging materials.

CDP6805 Package Selection Guide


Using the Selection Guide:

The first character of each entry indicates the package type, while the number preceding the decimal point details the package lead count. The decimal point and succeeding numbers relate to the package body dimensions (e.g. .6 = 600mils). The entire entry indicates the table containing the appropriate package dimensions (e.g. 24 lead PDIP dimension are detailed in Table E24.6). The index on page 7-1 lists page numbers for PDIP, MQFP, PLCC, SBDIP and SOIC tables.

PART NUMBER	PDIP	SOIC	PLCC	MQFP	SIDEBRAZE
CDP68HC05C4	E40.6		N44.65	Q44.10x10	
CDP68HCL05C4	E40.6		N44.65	Q44.10x10	
CDP68HSC05C4	E40.6		N44.65	Q44.10x10	
CDP68HC05C8	E40.6		N44.65	Q44.10x10	
CDP68HCL05C8	E40.6		N44.65	Q44.10x10	
CDP68HSC05C8	E40.6		N44.65	Q44.10x10	
CDP68HC05J3	E20.3	M20.3			
CDP68HCL05J3	E20.3	M20.3			
CDP68HSC05J3	E20.3	M20.3			
CDP68HC05D2	E40.6		N44.65	Q44.10x10	
CDP6805E2	E40.6		N44.65		D40.6
CDP6805E2C	E40.6		N44.65		D40.6
CDP6805E3	E40.6		N44.65		D40.6
CDP6805E3C	E40.6		N44.65		D40.6
CDP6805F2	E28.6				
CDP6805F2C	E28.6				
CDP6805G2	E40.6				D40.6
CDP6805G2C	E40.6				D40.6
CDP6402	E40.6				D40.6
CDP6402C	E40.6				D40.6
CDP65C51	E28.6	M28.3			D28.6
CDP6818	E24.6				D24.6
CDP6818A	E24.6		N28.45		D24.6
CDP6823	E40.6		N44.65		D40.6
CDP6853	E28.6				D28.6
CDP68HC68A2	E16.3	M20.3			
CDP68HC68P1	E16.3	M16.15			
CDP68HC68R1	E8.3				
CDP68HC68R2	E8.3				
CDP68HC68S1	E14.3	M20.3			
CDP68HC68T1	E16.3	M20.3			D16.3
CDP68HC68W1	E8.3				

Package Outlines

Dual-In-Line Plastic Packages (PDIP)



NOTES:

- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e_A are measured with the leads constrained to be perpendicular to datum $-C-$.
- e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E8.3 (JEDEC MS-001-BA ISSUE D) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
C	0.008	0.014	0.204	0.355	-
D	0.355	0.400	9.01	10.16	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
e_A	0.300 BSC		7.62 BSC		6
e_B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	8		8		9

Rev. 0 12/93

E14.3 (JEDEC MS-001-AA ISSUE D) 14 LEAD DUAL-IN-LINE PLASTIC PACKAGE


SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8
C	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
e_A	0.300 BSC		7.62 BSC		6
e_B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	14		14		9

Rev. 0 12/93

7
PACKAGING
INFORMATION

Package Outlines

Dual-In-Line Plastic Packages (PDIP) (Continued)



NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and e_A are measured with the leads constrained to be perpendicular to datum $-C-$.
7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E16.3 (JEDEC MS-001-BB ISSUE D) 16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
C	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
e_A	0.300 BSC		7.62 BSC		6
e_B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	16		16		9

Rev. 0 12/93


E20.3 (JEDEC MS-001-AD ISSUE D) 20 LEAD DUAL-IN-LINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.55	1.77	8
C	0.008	0.014	0.204	0.355	-
D	0.980	1.060	24.89	26.9	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
e_A	0.300 BSC		7.62 BSC		6
e_B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	20		20		9

Rev. 0 12/93

Package Outlines

Dual-In-Line Plastic Packages (PDIP) (Continued)



NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and e_A are measured with the leads constrained to be perpendicular to datum $-C-$.
7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E24.6 (JEDEC MS-011-AA ISSUE B)
24 LEAD DUAL-IN-LINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.250	-	6.35	4
A1	0.015	-	0.39	-	4
A2	0.125	0.195	3.18	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.030	0.070	0.77	1.77	8
C	0.008	0.015	0.204	0.381	-
D	1.150	1.290	29.3	32.7	5
D1	0.005	-	0.13	-	5
E	0.600	0.625	15.24	15.87	6
E1	0.485	0.580	12.32	14.73	5
e	0.100 BSC		2.54 BSC		-
e_A	0.600 BSC		15.24 BSC		6
e_B	-	0.700	-	17.78	7
L	0.115	0.200	2.93	5.08	4
N	24		24		9

Rev. 0 12/93

E28.6 (JEDEC MS-011-AB ISSUE B)
28 LEAD DUAL-IN-LINE PLASTIC PACKAGE


SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.250	-	6.35	4
A1	0.015	-	0.39	-	4
A2	0.125	0.195	3.18	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.030	0.070	0.77	1.77	8
C	0.008	0.015	0.204	0.381	-
D	1.380	1.565	35.1	39.7	5
D1	0.005	-	0.13	-	5
E	0.600	0.625	15.24	15.87	6
E1	0.485	0.580	12.32	14.73	5
e	0.100 BSC		2.54 BSC		-
e_A	0.600 BSC		15.24 BSC		6
e_B	-	0.700	-	17.78	7
L	0.115	0.200	2.93	5.08	4
N	28		28		9

Rev. 0 12/93

7
PACKAGING INFORMATION

Package Outlines

Dual-In-Line Plastic Packages (PDIP) (Continued)



NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and e_A are measured with the leads constrained to be perpendicular to datum $-C-$.
7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).


**E40.6 (JEDEC MS-011-AC ISSUE B)
40 LEAD DUAL-IN-LINE PLASTIC PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.250	-	6.35	4
A1	0.015	-	0.39	-	4
A2	0.125	0.195	3.18	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.030	0.070	0.77	1.77	8
C	0.008	0.015	0.204	0.381	-
D	1.980	2.095	50.3	53.2	5
D1	0.005	-	0.13	-	5
E	0.600	0.625	15.24	15.87	6
E1	0.485	0.580	12.32	14.73	5
e	0.100 BSC		2.54 BSC		-
e_A	0.600 BSC		15.24 BSC		6
e_B	-	0.700	-	17.78	7
L	0.115	0.200	2.93	5.08	4
N	40		40		9

Rev. 0 12/93

Package Outlines

Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M16.15 (JEDEC MS-012-AC ISSUE C)

16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
B	0.013	0.020	0.33	0.51	9
C	0.0075	0.0098	0.19	0.25	-
D	0.3859	0.3937	9.80	10.00	3
E	0.1497	0.1574	3.80	4.00	4
e	0.050 BSC		1.27 BSC		-
H	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	16		16		7
α	0°	8°	0°	8°	-

Rev. 0 12/93

M20.3 (JEDEC MS-013-AC ISSUE C)


20 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
B	0.013	0.0200	0.33	0.51	9
C	0.0091	0.0125	0.23	0.32	-
D	0.4961	0.5118	12.60	13.00	3
E	0.2914	0.2992	7.40	7.60	4
e	0.050 BSC		1.27 BSC		-
H	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	20		20		7
α	0°	8°	0°	8°	-

Rev. 0 12/93

Package Outlines

Small Outline Plastic Packages (SOIC) (Continued)



M28.3 (JEDEC MS-013-AE ISSUE C)
28 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
B	0.013	0.0200	0.33	0.51	9
C	0.0091	0.0125	0.23	0.32	-
D	0.6969	0.7125	17.70	18.10	3
E	0.2914	0.2992	7.40	7.60	4
e	0.05 BSC		1.27 BSC		-
H	0.394	0.419	10.00	10.65	-
h	0.01	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	28		28		7
α	0°	8°	0°	8°	-


NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

Rev. 0 12/93

Package Outlines

Plastic Leaded Chip Carrier Packages (PLCC)



NOTES:

1. Controlling dimension: INCH. Converted millimeter dimensions are not necessarily exact.
2. Dimensions and tolerancing per ANSI Y14.5M-1982.
3. Dimensions D1 and E1 do not include mold protrusions. Allowable mold protrusion is 0.010 inch (0.25mm) per side.
4. To be measured at seating plane -C- contact point.
5. Centerline to be determined where center leads exit plastic body.
6. "N" is the number of terminal positions.

N28.45 (JEDEC MS-018 ISSUE A) 28 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.165	0.180	4.20	4.57	-
A1	0.090	0.120	2.29	3.04	-
D	0.485	0.495	12.32	12.57	-
D1	0.450	0.456	11.43	11.58	3
D2	0.191	0.219	4.86	5.56	4, 5
E	0.485	0.495	12.32	12.57	-
E1	0.450	0.456	11.43	11.58	3
E2	0.191	0.219	4.86	5.56	4, 5
N	28		28		6

Rev. 0 12/93


N44.65 (JEDEC MS-018 ISSUE A) 44 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.165	0.180	4.20	4.57	-
A1	0.090	0.120	2.29	3.04	-
D	0.685	0.695	17.40	17.65	-
D1	0.650	0.656	16.51	16.66	3
D2	0.291	0.319	7.40	8.10	4, 5
E	0.685	0.695	17.40	17.65	-
E1	0.650	0.656	16.51	16.66	3
E2	0.291	0.319	7.40	8.10	4, 5
N	44		44		6

Rev. 0 12/93

Package Outlines


Metric Plastic Quad Flatpack Packages (MQFP)



Q44.10x10 (JEDEC MO-108AA-2 ISSUE A)
44 LEAD METRIC PLASTIC QUAD FLATPACK PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.093	-	2.35	-
A1	0.004	0.010	0.10	0.25	-
A2	0.077	0.083	1.95	2.10	-
B	0.012	0.018	0.30	0.45	6
B1	0.012	0.016	0.30	0.40	-
D	0.510	0.530	12.95	13.45	3
D1	0.390	0.398	9.90	10.10	4, 5
E	0.510	0.530	12.95	13.45	3
E1	0.390	0.398	9.90	10.10	4, 5
L	0.026	0.037	0.65	0.95	-
N	44		44		7
e	0.032 BSC		0.80 BSC		-

Rev. 1 1/94




NOTES:

1. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
2. All dimensions and tolerances per ANSI Y14.5M-1982.
3. Dimensions D and E to be determined at seating plane -C-.
4. Dimensions D1 and E1 to be determined at datum plane -H-.
5. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm (0.010 inch) per side.
6. Dimension B does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total.
7. "N" is the number of terminal positions.

Package Outlines

Ceramic Dual-In-Line Metal Seal Packages (SBDIP)



**D16.3 MIL-STD-1835 CDIP2-T16 (D-2, CONFIGURATION C)
16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
c	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	0.840	-	21.34	-
E	0.220	0.310	5.59	7.87	-
e	0.100 BSC		2.54 BSC		-
eA	0.300 BSC		7.62 BSC		-
eA/2	0.150 BSC		3.81 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	5
S1	0.005	-	0.13	-	6
S2	0.005	-	0.13	-	7
α	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
M	-	0.0015	-	0.038	2
N	16		16		8

Rev. 0 4/94


NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
5. Dimension Q shall be measured from the seating plane to the base plane.
6. Measure dimension S1 at all four corners.
7. Measure dimension S2 from the top of the ceramic body to the nearest metallization or lead.
8. N is the maximum number of terminal positions.
9. Braze fillets shall be concave.
10. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
11. Controlling dimension: INCH.

Package Outlines

Ceramic Dual-In-Line Metal Seal Packages (SBDIP) (Continued)

D24.6 MIL-STD-1835 CDIP2-T24 (D-3, CONFIGURATION C) 24 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.225	-	5.72	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
c	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	1.290	-	32.77	-
E	0.500	0.610	12.70	15.49	-
e	0.100 BSC		2.54 BSC		-
eA	0.600 BSC		15.24 BSC		-
eA/2	0.300 BSC		7.62 BSC		-
L	0.120	0.200	3.05	5.08	-
Q	0.015	0.075	0.38	1.91	5
S1	0.005	-	0.13	-	6
S2	0.005	-	0.13	-	7
α	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
M	-	0.0015	-	0.038	2
N	24		24		8


NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
5. Dimension Q shall be measured from the seating plane to the base plane.
6. Measure dimension S1 at all four corners.
7. Measure dimension S2 from the top of the ceramic body to the nearest metallization or lead.
8. N is the maximum number of terminal positions.
9. Braze fillets shall be concave.
10. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
11. Controlling dimension: INCH.

Rev. 0 4/94

Package Outlines

Ceramic Dual-In-Line Metal Seal Packages (SBDIP) (Continued)



**D28.6 MIL-STD-1835 CDIP2-T28 (D-10, CONFIGURATION C)
28 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.232	-	5.92	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
c	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	1.490	-	37.85	-
E	0.500	0.610	12.70	15.49	-
e	0.100 BSC		2.54 BSC		-
eA	0.600 BSC		15.24 BSC		-
eA/2	0.300 BSC		7.62 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	5
S1	0.005	-	0.13	-	6
S2	0.005	-	0.13	-	7
α	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
M	-	0.0015	-	0.038	2
N	28		28		8

NOTES:


1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
5. Dimension Q shall be measured from the seating plane to the base plane.
6. Measure dimension S1 at all four corners.
7. Measure dimension S2 from the top of the ceramic body to the nearest metallization or lead.
8. N is the maximum number of terminal positions.
9. Braze fillets shall be concave.
10. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
11. Controlling dimension: INCH.

Rev. 0 5/18/94

Package Outlines

Ceramic Dual-In-Line Metal Seal Packages (SBDIP) (Continued)

D40.6 MIL-STD-1835 CDIP2-T40 (D-5, CONFIGURATION C) 40 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE



NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
5. Dimension Q shall be measured from the seating plane to the base plane.
6. Measure dimension S1 at all four corners.
7. Measure dimension S2 from the top of the ceramic body to the nearest metallization or lead.
8. N is the maximum number of terminal positions.
9. Braze fillets shall be concave.
10. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
11. Controlling dimension: INCH.

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.225	-	5.72	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
c	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	2.096	-	53.24	4
E	0.510	0.620	12.95	15.75	4
e	0.100 BSC		2.54 BSC		-
eA	0.600 BSC		15.24 BSC		-
eA/2	0.300 BSC		7.62 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.070	0.38	1.78	5
S1	0.005	-	0.13	-	6
S2	0.005	-	0.13	-	7
α	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
M	-	0.0015	-	0.038	2
N	40		40		8

Rev. 0 4/94

CDP6805

8

ORDERING INFORMATION

	PAGE
PACKAGE AND ORDERING INFORMATION	8-3
CDP68HC05C4/C8 MCU Ordering Information Sheet	8-5
CDP68HC05D2 MCU Ordering Information Sheet	8-7
CDP68HC05J3 MCU Ordering Information Sheet	8-9
CDP6805F2 MCU Ordering Information Sheet	8-11
CDP6805G2 MCU Ordering Information Sheet	8-13
HIP7030A2 MCU Ordering Information Sheet	8-15

8

ORDERING
INFORMATION

Package And Ordering Information

Packages

CMOS microprocessor, microcontroller and peripheral integrated circuits are available in one or more of the following package styles and are identified by the Suffix Letters indicated: dual-in-line sidebrazed ceramic, dual-in-line plastic, small outline plastic, plastic leaded chip carrier, metric plastic quad flatpack and chip form. The available package styles for any specific type are given in the data sheet for that type.

Ordering Information

The family of packages and electrical options are identified by suffix letters indicated in the following chart. When ordering a microprocessor, microcontroller or peripheral device it is important that the appropriate suffix letter be affixed to the type number of the device.

PACKAGE/OPTION	SUFFIX LETTER
Dual-in-Line Sidebrazed Ceramic DIP	D
Dual-in-Line Plastic DIP	E
Small Outline Plastic SOIC	M
Plastic Leaded Chip Carrier PLCC	N/Q (Note)
Metric Plastic Quad Flatpack MQFP	Q
Chip (when applicable)	H
Enhanced Product Screening i.e., Burn-In (optional for D, E package types)	x
Electrical Option	1, 2, 4

NOTE: Some devices use the Q suffix for identifying PLCC packages. Consult your Harris sales representative for correct type number when placing orders.


For example, a CDP65C51-1 in a dual-in-line plastic package will be identified as the CDP65C51E1. A CDP65C51E1 with enhanced product screening option will be identified as the CDP65C51E1X.

CDP65C51	E	1	X
FAMILY PART NUMBER	PACKAGE DESIGNATION	ELECTRICAL OPTION	ENHANCED PRODUCT OPTION


Q SUFFIX
METRIC PLASTIC QUAD FLATPACK PACKAGE (MQFP)
44 LEAD VERSION




D SUFFIX
DUAL-IN-LINE SIDEBRAZED CERAMIC PACKAGE (SBDIP)
16, 18, 22, 24, 28 AND 40 LEAD VERSIONS



M SUFFIX
SMALL OUTLINE PLASTIC PACKAGE (SOIC)
16, 20 AND 28 LEAD VERSIONS



E SUFFIX
PLASTIC DUAL-IN-LINE PACKAGE (PDIP)
8, 16, 18, 20, 22, 24, 28 AND 40 LEAD VERSIONS



N/Q SUFFIX
PLASTIC LEADED CHIP CARRIER (PLCC)
28, 44, AND 68 LEAD VERSIONS



Package and Ordering Information

ROM Ordering Information

Most members of the CDP68HC05 and CDP6805 families of microcontrollers contain mask programmed ROMs. The contents of these ROMs are personalized to meet a customer's code requirements during manufacturing of the ICs. The code is programmed via photomasking techniques. Semiconductor manufacturing is a batch process, and all microcontrollers manufactured in a given lot (a batch) will contain identical ROM code.

Harris generates a customer's ROM mask from an ASCII representation of the desired ROM contents together with other specific information. The following pages contain sheets which can be used to provide the required information when ordering a masked ROM microcontroller.

Data Format Options

The ROM data can be submitted in various formats. The following list summarizes the principal formats which Harris will accept. The list is in order of preference, with S-Record formatted data files being the preferred format.

- **S-Record Formatted Hex Data File via modem upload**
- **S-Record Formatted Hex Data File on floppy disk**
- **S-Record Formatted Hex Data File via email**
- **6805 Assembly Language Source File on floppy disk**
- **Contents of a 27XX type EPROM/EEPROM**

Regardless of the medium used to transfer the data, contents of all of the User ROM regions of the memory map of the particular microcontroller should be specified. This includes any Page 0 User ROM and User Reset/Interrupt Vectors. Data should not be specified for the Self Check ROM space of a device. All unused locations should either not be specified (S-Record and source files) or specified as \$00 (EPROM/EEPROM).

Procedure for Submitting Data

When submitting data via a physical medium such as a floppy disk or EPROM, the appropriate "Ordering Information Sheet" on the following pages must be completed and submitted with the data.

When utilizing the Harris Customer Pattern Retrieval System (modem upload) the customer will be prompted for the same information as that specified on the "Ordering Information Sheet".

If the data is submitted via email, the message should include the same information as that specified on the "Ordering Information Sheet".

Harris Customer Pattern Retrieval System

To access the Harris Customer Pattern Retrieval System, you must first obtain an account ID and password from your Harris sales representative. The system is accessed by dialing 1-908-685-6542. It is presently set to run with baud rates up to 2400 baud, with 8 data bits, 1 stop bit, and no parity bit. The data transfer is done using text mode Kermit transfers.

CDP68HC05C4/C8 MCU Ordering Information Sheet

(Use separate Information Sheets for each Microcomputer Type)

A. Microcomputer Type (select one):

Standard Types

CDP68HC05C4

CDP68HC05C8

Low Power Versions

CDP68HCL05C4

CDP68HCL05C8

High Speed Versions

CDP68HSC05C4

CDP68HSC05C8

B. Package Type (select one):

Dual-In-Line Plastic (package type E)

Dual-In-Line Ceramic (package type D)

Plastic Leaded Chip Carrier - PLCC (package type N)

Metric Plastic Quad Flatpack (package type Q)

Chip (type H)

C. Enhanced Product Screening (i.e. Burn-In at Additional Cost): YES NO

D. Select the following microcomputer options. A manufacturing mask will be generated from this information. Refer to data sheet or data book instructions for submitting data for ROM patterns.

Internal Oscillator (select one)

Crystal/Ceramic Resonator

Resistor

Input Interrupt Trigger (select one)

Edge Sensitive

Level and Edge Sensitive

E. Customer Company _____

Address _____

City _____

Phone (____) _____ Extension _____

Contact Person _____

Customer Part Number _____

F. Pattern Media (S-Record Formatted File Should Be Used - Unspecified locations are filled with 0's)

Floppy Disk: 3 1/2" 5 1/4" MODEM Upload: S-Record Filename _____

Medium if other than above † _____

Signature _____ Title _____

Date _____

† The C4 and C8 require 8K of address

FOR HARRIS SEMICONDUCTOR USE ONLY

Custom Selection Number _____ Variant Code _____

Office Code _____

**RETURN THIS COMPLETED FORM TO
YOUR LOCAL HARRIS SEMICONDUCTOR SALES OFFICE OR REPRESENTATIVE**

**8
ORDERING
INFORMATION**

CDP68HC05D2 MCU Ordering Information Sheet

(Use separate Information Sheets for each Microcomputer Type)

A. Package Type (select one):

- Dual-In-Line Plastic (package type E)
- Dual-In-Line Ceramic (package type D)
- Plastic Leaded Chip Carrier - PLCC (package type N)
- Metric Plastic Quad Flatpack (package type Q)
- Chip (type H)

B. Enhanced Product Screening (i.e. Burn-In at Additional Cost): YES NO

C. Select the following microcomputer options. A manufacturing mask will be generated from this information. Refer to data sheet or data book instructions for submitting data for ROM patterns.

Internal Oscillator (select one)

- Crystal/Ceramic Resonator
- Resistor

Input Interrupt Trigger (select one)

- Edge Sensitive
- Level and Edge Sensitive

Oscillator Startup Delay (select one)

- 2 t_{CYC} (Note: Use only with Resistor Oscillator Option or External Clock)
- 4064 t_{CYC} (Note: Required for Crystal and Ceramic Resonator Oscillator Option)

D. Customer Company _____

Address _____

City _____

Phone (____) _____ Extension _____

Contact Person _____

Customer Part Number _____

E. Pattern Media (S-Record Formatted File Should Be Used - Unspecified locations are filled with 0's)

Floppy Disk: 3 1/2" 5 1/4" MODEM Upload: S-Record Filename _____

Medium if other than above † _____

Signature _____ Title _____

Date _____

† The D2 requires 8K of data

FOR HARRIS SEMICONDUCTOR USE ONLY

Custom Selection Number _____ Variant Code _____

Office Code _____

**RETURN THIS COMPLETED FORM TO
YOUR LOCAL HARRIS SEMICONDUCTOR SALES OFFICE OR REPRESENTATIVE**

8
ORDERING
INFORMATION

CDP68HC05J3 MCU Ordering Information Sheet

(Use separate Information Sheets for each Microcomputer Type)

A. Package Type (select one):

- Dual-In-Line Plastic (package type E)
- Dual-In-Line Ceramic (package type D)
- Small Outline Plastic - SOIC (package type M)
- Chip (type H)

B. Enhanced Product Screening (i.e. Burn-In at Additional Cost): YES NO

C. Select the following microcomputer options. A manufacturing mask will be generated from this information. Refer to data sheet or data book instructions for submitting data for ROM patterns.

Internal Oscillator (select one)

- Crystal/Ceramic Resonator
- Resistor

Input Interrupt Trigger (select one)

- Edge Sensitive
- Level and Edge Sensitive

Oscillator Startup Delay (select one)

- 2 t_{CYC} (Note: Use only with Resistor Oscillator Option or External Clock)
- 4064 t_{CYC} (Note: Required for Crystal and Ceramic Resonator Oscillator Option)

D. Customer Company _____

Address _____

City _____

Phone (____) _____ Extension _____

Contact Person _____

Customer Part Number _____

E. Pattern Media (S-Record Formatted File Should Be Used - Unspecified locations are filled with 0's)

Floppy Disk: 3 1/2" 5 1/4" MODEM Upload: S-Record Filename _____

Medium if other than above † _____

Signature _____ Title _____

Date _____

† The J3 requires 4K of data

FOR HARRIS SEMICONDUCTOR USE ONLY

Custom Selection Number _____ Variant Code _____

Office Code _____

**RETURN THIS COMPLETED FORM TO
YOUR LOCAL HARRIS SEMICONDUCTOR SALES OFFICE OR REPRESENTATIVE**

8

ORDERING
INFORMATION

CDP6805F2 MCU Ordering Information Sheet

(Use separate Information Sheets for each Microcomputer Type)

A. Package Type (select one):

- Dual-In-Line Plastic (package type E)
- Dual-In-Line Ceramic (package type D)
- Plastic Leaded Chip Carrier - PLCC (package type N)
- Chip (type H)

B. Enhanced Product Screening (i.e. Burn-In at Additional Cost): YES NO

C. Select the following microcomputer options. A manufacturing mask will be generated from this information. Refer to data sheet or data book instructions for submitting data for ROM patterns.

Internal Oscillator (select one)

- Crystal/Ceramic Resonator
- Resistor

Input Interrupt Trigger (select one)

- Edge Sensitive
- Level and Edge Sensitive

Clock Internal Divider (select one)

- Divide by 4
- Divide by 2

D. Customer Company _____

Address _____

City _____

Phone (____) _____ Extension _____

Contact Person _____

Customer Part Number _____

E. Pattern Media (S-Record Formatted File Should Be Used - Unspecified locations are filled with 0's)

Floppy Disk: 3¹/₂" 5¹/₄" MODEM Upload: S-Record Filename _____

Medium if other than above † _____

Signature _____ Title _____

Date _____

† The F2 requires 2K of data

FOR HARRIS SEMICONDUCTOR USE ONLY

Custom Selection Number _____ Variant Code _____

Office Code _____

**RETURN THIS COMPLETED FORM TO
YOUR LOCAL HARRIS SEMICONDUCTOR SALES OFFICE OR REPRESENTATIVE**

CDP6805G2 MCU Ordering Information Sheet

(Use separate Information Sheets for each Microcomputer Type)

A. Package Type (select one):

- Dual-In-Line Plastic (package type E)
 Dual-In-Line Ceramic (package type D)
 Chip (type H)

B. Enhanced Product Screening (i.e. Burn-In at Additional Cost): YES NO

C. Select the following microcomputer options. A manufacturing mask will be generated from this information. Refer to data sheet or data book instructions for submitting data for ROM patterns.

Internal Oscillator (select one)

- Crystal/Ceramic Resonator
 Resistor

Input Interrupt Trigger (select one)

- Edge Sensitive
 Level and Edge Sensitive

Clock Internal Divider (select one)

- Divide by 4
 Divide by 2

D. Customer Company _____
Address _____
City _____
Phone (____) _____ Extension _____
Contact Person _____
Customer Part Number _____

E. Pattern Media (S-Record Formatted File Should Be Used - Unspecified locations are filled with 0's)

Floppy Disk: 3¹/₂" 5¹/₄" MODEM Upload: S-Record Filename _____

Medium if other than above † _____

Signature _____ Title _____

Date _____

† The G2 requires 8K of data

FOR HARRIS SEMICONDUCTOR USE ONLY

Custom Selection Number _____ Variant Code _____

Office Code _____

**RETURN THIS COMPLETED FORM TO
YOUR LOCAL HARRIS SEMICONDUCTOR SALES OFFICE OR REPRESENTATIVE**

8

ORDERING
INFORMATION

HIP7030A2 MCU Ordering Information Sheet

(Use separate Information Sheets for each Microcomputer Type)

A. Package Type (select one):

- Dual-In-Line Plastic (package type E)
- Dual-In-Line Ceramic (package type D)
- Small Outline Plastic - SOIC (package type M)
- Chip (type H)

B. Enhanced Product Screening (i.e. Burn-In at Additional Cost): YES NO

C. Select the following microcomputer options. A manufacturing mask will be generated from this information. Refer to data sheet or data book instructions for submitting data for ROM patterns.

Buffered Oscillator (OscBuff) (select one)

- Enabled
- Disabled

D. Customer Company _____

Address _____

City _____

Phone (____) _____ Extension _____

Contact Person _____

Customer Part Number _____

E. Pattern Media (S-Record Formatted File Should Be Used - Unspecified locations are filled with 0's)

Floppy Disk: 3 1/2" 5 1/4" MODEM Upload: S-Record Filename _____

Medium if other than above † _____

Signature _____ Title _____

Date _____

† The HIP7030A2 requires 8K of data

FOR HARRIS SEMICONDUCTOR USE ONLY

Custom Selection Number _____ Variant Code _____

Office Code _____

**RETURN THIS COMPLETED FORM TO
YOUR LOCAL HARRIS SEMICONDUCTOR SALES OFFICE OR REPRESENTATIVE**

8
ORDERING
INFORMATION

HOW TO USE HARRIS AnswerFAX

What is AnswerFAX?

AnswerFAX is Harris' automated fax response system. It gives you on-demand access to a full library of the latest data sheets, application notes, and other information on Harris products.



What do I need to use AnswerFAX?

Just a fax machine and a touch-tone phone. You can access it 24 hours a day, 7 days a week.



How does it work?

You call the AnswerFAX number, touch-tone your way through a series of recorded questions, enter the order numbers of the documents you want, and give AnswerFAX a fax number to send them to. You'll have the information you need in minutes. The chart on the next page shows you how.



How do I find out the order number for the publications I want?

The first time you call AnswerFAX, you should order one or more on-line catalogs of product line information. There are nine catalogs:

- New Products
- Linear/Telecom Products
- Data Acquisition Products
- Digital Signal Processing (DSP) Products
- Discrete & Intelligent Power Products
- Microprocessor Products
- Rad Hard Products
- CMOS Logic Products
- Application Notes

Once they're faxed to you, you can call back and order the publications themselves by number.




How do I start?

Dial 407-724-7800. That's it.



Please refer to next page for a map to AnswerFAX.

Your Map to Harris AnswerFAX



SPECIAL CHARACTERS

1	+	1	ENTERS "Q"
1	+	ABC 2	ENTERS "Z"
1	+	WXY 9	ENTERS "&"
#		#	BLANK SPACE
*		*	BACK-UP ONE CHARACTER
0		0	HELP

APPLICATION NOTE LISTING

AnswerFAX DOCUMENT NUMBER	APPLICATION NOTE	TITLE
98601	AN8601	CDP68HC05C4 Monitor and Real-Time Controller (27 pages)
97200	AN7200	Monitor For the CDP6805G2 Microcomputer (15 pages)
98633	AN8633	Versatile Serial Peripheral Interface (8 pages)
98723	AN8723	Interfacing Serial EEPROMs to CDP6805 Microcomputers (8 pages)
98759	AN8759	Low Cost Data Acquisition System Features SPI A/D Converter (9 pages)
97199	AN7199	CDP6805 CMOS Family Emulators (7 pages)
97197	AN7197	Keyless Entry System Using the CDP6805F2 8-Bit Microcomputer Unit (10 pages)
97364	AN7364	CDP6805 Micros: Converting Interrupts (4 pages)
98756	AN8756	A Comparative Description of the UART - Universal Asynchronous Receiver/Transmitter (17 pages)
98761	AN8761	User's Guide to the CDP68HC68T1 Real-Time Clock (14 pages)
96525	AN6525	Guide to Better Handling and Operation of CMOS Integrated Circuits (3 pages)

For more information, see the AnswerFAX map on page 9-2 and choose catalog item #6, "Microprocessor Products".

**AnswerFAX Gives You the Information
You Need. On Your Own Fax.**

- | | |
|---|---|
| <ul style="list-style-type: none"> • Data Sheets • New Products | <ul style="list-style-type: none"> • Application Notes • Technical Briefs |
|---|---|

AnswerFAX provides a full library of information on Harris products at your fingertips 24 hours a day.



407-724-7800



✓	PUB. NUMBER	DATA BOOK/DESCRIPTION
	SG103	CMOS LOGIC SELECTION GUIDE (1994: 288pp) This product selection guide contains technical information on Harris Semiconductor High Speed 54/74 CMOS Logic Integrated Circuits for commercial, industrial and military applications. It covers Harris' High Speed CMOS Logic HC/HCT Series, AC/ACT Series, BiCMOS Interface Logic FCT Series and CMOS Logic CD4000B Series.
	PSG201.21	PRODUCT SELECTION GUIDE (NEW 1994: 616pp) Key product information on all Harris Semiconductor devices. Sectioned (Linear, Data Acquisition, Digital Signal Processing, Telecom, Intelligent Power, Discrete Power, Digital Microprocessors and Hi-Rel/Military and Rad Hard) for easy use and includes cross references and alphanumeric part number index.
	DB500B	LINEAR AND TELECOM ICs (1993: 1,312pp) Product specifications for: op amps, comparators, S/H amps, differential amps, arrays, special analog circuits, telecom ICs, and power processing circuits.
	DB301B	DATA ACQUISITION (1994: 1,104pp) Product specifications on A/D converters (display, integrating, successive approximation, flash); D/A converters, switches, multiplexers, and other products.
	DB302B	DIGITAL SIGNAL PROCESSING (1994: 528pp) Product specifications on one-dimensional and two-dimensional filters, signal synthesizers, multipliers, special function devices (such as address sequencers, binary correlators, histogrammer).
	DB304.1	INTELLIGENT POWER ICs (1994: 946pp) This data book includes a complete set of data sheets for product specifications, application notes with design details for specific applications of Harris products, and a description of the Harris quality and high reliability program.
	DB450C	TRANSIENT VOLTAGE SUPPRESSION DEVICES (1994: 400pp) Product specifications of Harris varistors and surge protectors. Also, general informational chapters such as: "Voltage Transients - An Overview," "Transient Suppression - Devices and Principles," "Suppression - Automotive Transients."
	DB223B	POWER MOSFETs (1994: 1,328pp) This data book contains detailed technical information including standard power MOSFETs (the popular RF-series types, the IRF-series of industry replacement types, and JEDEC types), MegaFETs, logic-level power MOSFETs (L ² FETs), ruggedized power MOSFETs, advanced discrete, high-reliability and radiation-hardened power MOSFETs.
	DB220.1	BIPOLAR POWER TRANSISTORS (1992: 592pp) Technical information on over 750 power transistors for use in a wide range of consumer, industrial and military applications.
	DB235B	RADIATION HARDENED (1993: 2,232pp) Harris technologies used include dielectric isolation (DI), Silicon-on-Sapphire (SOS), and Silicon-on-Insulator (SOI). The Harris radiation-hardened products include the CD4000, HCS/HCTS and ACS/ACTS logic families, SRAMs, PROMs, op amps, analog multiplexers, the 80C85/80C86 microprocessor family, analog switches, gate arrays, standard cells and custom devices.
	DB303	MICROPROCESSOR PRODUCTS (1992: 1,156pp) For commercial and military applications. Product specifications on CMOS microprocessors, peripherals, data communications, and memory ICs.
	DB309	MCT/IGBT/DIODES (1994: 528pp) This data book fully describes Harris Semiconductor's line of MOS Controlled Thyristors, Insulated Gate Bipolar Transistors (IGBTs) and Power Diodes/Rectifiers.
	Analog Military	ANALOG MILITARY (1989: 1,264pp) This data book describes Harris' military line of Linear, Data Acquisition, and Telecommunications circuits.
	DB312	ANALOG MILITARY DATA BOOK SUPPLEMENT (1994: 432pp) The 1994 Military Data Book Supplement, combined with the 1989 Analog Military Product Data Book, contain detailed technical information on the extensive line of Harris Semiconductor Linear and Data Acquisition products for Military (MIL-STD-883, DESC SMD and JAN) applications and supersedes all previously published Linear and Data Acquisition Military data books. For applications requiring Radiation Hardened products, please refer to the 1993 Harris Radiation Hardened Product Data Book (document #DB235B)
	Digital Military	DIGITAL MILITARY (1989: 680pp) Harris CMOS digital ICs – microprocessors, peripherals, data communications and memory – are included in this data book.
	7004	Complete Set of Commercial Harris Data Books
	7005	Complete Set of Commercial and Military Harris Data Books

NAME: _____ PHONE: _____

MAIL STOP: _____ FAX: _____

COMPANY: _____

ADDRESS: _____

FAX FORM TO: HARRIS FULFILLMENT FAX #: 610-265-2520 ATTN: LAURIE MALANTONIO

CDP6805

10

SALES OFFICES

HARRIS HEADQUARTER LOCATIONS BY COUNTRY:

U.S. HEADQUARTERS

Harris Semiconductor
2401 Palm Bay Road
Palm Bay, Florida 32905
TEL: (407) 724-7000

EUROPEAN HEADQUARTERS

Harris Semiconductor
Mercure Centre
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: 32 2 724 21 11

SOUTH ASIA

Harris Semiconductor H.K. Ltd
13/F Fourseas Building
208-212 Nathan Road
Tsimshatsui, Kowloon Hong Kong
TEL: (852) 723-6339

NORTH ASIA

Harris K.K.
Kojimachi-Nakata Bldg. 4F
5-3-5 Kojimachi
Chiyoda-ku, Tokyo 102 Japan
TEL: (81) 03-3265-7571

HARRIS TECHNICAL ASSISTANCE AVAILABILITY:

UNITED STATES

CALIFORNIA	Costa Mesa	714-433-0600
	San Jose	408-985-7322
FLORIDA	Palm Bay	407-729-4984
GEORGIA	Duluth	404-476-2035
ILLINOIS	Schaumburg	708-240-3480
INDIANA	Carmel	317-843-5180
MASSACHUSETTS	Burlington	617-221-1850
NEW JERSEY	Voorhees	609-751-3425
NEW YORK	Hauppauge	516-342-0291
	Wappingers Falls	914-298-1920
TEXAS	Dallas	214-733-0800

INTERNATIONAL

FRANCE	Paris	33-1-346-54046
GERMANY	Munich	49-89-63813-0
HONG KONG	Kowloon	852-723-6339
ITALY	Milano	39-2-262-0761
JAPAN	Tokyo	81-3-3265-7571
KOREA	Seoul	82-2-551-0931
SINGAPORE	Singapore	65-291-0203
TAIWAN	Taipei	886-2-716-9310
UNITED KINGDOM	Camberley	44-2-766-86886

For literature requests, please contact Harris at 1-800-442-7747 (1-800-4HARRIS),
or for immediate fax service using Harris AnswerFAX dial 407-724-7800

ALABAMA
Harris Semiconductor
 600 Boulevard South
 Suite 103
 Huntsville, AL 35802
 TEL: (205) 883-2791
 FAX: 205 883 2861
Giesting & Associates
 Suite 15
 4835 University Square
 Huntsville, AL 35816
 TEL: (205) 830-4554
 FAX: 205 830 4699

ARIZONA
Compass Mktg. & Sales, Inc.
 11801 N. Tatum Blvd. #101
 Phoenix, AZ 85028
 TEL: (602) 996-0635
 FAX: 602 996 0586
 P.O. Box 65447
 Tucson, AZ 85728
 TEL: (602) 577-0580
 FAX: 602 577 0581

CALIFORNIA
Harris Semiconductor
 * 1503 So. Coast Drive
 Suite 320
 Costa Mesa, CA 92626
 TEL: (714) 433-0600
 FAX: 714 433 0682
Harris Semiconductor
 * 3031 Tisch Way
 1 Plaza South
 San Jose, CA 95128
 TEL: (408) 985-7322
 FAX: 408 985 7455

CK Associates
 8333 Clairmont Mesa Blvd.
 Suite 102
 San Diego, CA 92111
 TEL: (619) 279-0420
 FAX: 619 279 7650
Ewing Foley, Inc.
 185 Linden Avenue
 Auburn, CA 95603
 TEL: (916) 885-6591
 FAX: 916 885 6594
Ewing Foley, Inc.
 895 Sherwood Lane
 Los Altos, CA 94022
 TEL: (415) 941-4525
 FAX: 415 941 5109
Vision Technical Sales, Inc.
 * 26010 Mureau Road
 Suite 140
 Calabasas, CA 91302
 TEL: (818) 878-7955
 FAX: 818 878 7965

CANADA
Blakewood Electronic Systems, Inc.
 #201 - 7382 Winston Street
 Burnaby, BC
 Canada V5A 2G9
 TEL: (604) 444-3344
 FAX: 604 444 3303

Clark Hurman Associates
 Unit 14
 20 Regan Road
 Brampton, Ontario
 Canada L7A 1C3
 TEL: (905) 840-6066
 FAX: 905 840-6091
 308 Palladium Drive
 Suite 200
 Kanata, Ontario
 Canada K2B 1A1
 TEL: (613) 599-5626
 FAX: 613 599 5707
 78 Donegani, Suite 200
 Pointe Claire, Quebec
 Canada H9R 2V4
 TEL: (514) 426-0453
 FAX: 514 426 0455

COLORADO
Compass Mktg. & Sales, Inc.
 5600 So. Quebec St.
 Suite 350D
 Greenwood Village, CO 80111
 TEL: (303) 721-9683
 FAX: 303 721 0195

CONNECTICUT
Advanced Tech. Sales, Inc.
 Westview Office Park
 Bldg. 2, Suite 1C
 850 N. Main Street Extension
 Wallingford, CT 06492
 TEL: (508) 664-0888
 FAX: 203 284 8232

FLORIDA
Harris Semiconductor
 * 2401 Palm Bay Rd.
 Palm Bay, FL 32905
 TEL: (407) 729-4984
 FAX: 407 729 5321
Sun Marketing Group
 1956 Dairy Rd.
 West Melbourne, FL 32904
 TEL: (407) 723-0501
 FAX: 407 723 3845

Sun Marketing Group
 4175 East Bay Drive, Suite 128
 Clearwater, FL 34624
 TEL: (813) 536-5771
 FAX: 813 536 6933
Sun Marketing Group
 600 S. Federal Hwy., Suite 218
 Deerfield Beach, FL 33441
 TEL: (305) 429-1077
 FAX: 305 429 0019

GEORGIA
Giesting & Associates
 * 2434 Hwy. 120, Suite 108
 Duluth, GA 30136
 TEL: (404) 476-0025
 FAX: 404 476 2405

ILLINOIS
Harris Semiconductor
 * 1101 Perimeter Dr., Suite 600
 Schaumburg, IL 60173
 TEL: (708) 240-3480
 FAX: 708 619 1511

Oasis Sales
 1101 Tonne Road
 Elk Grove Village, IL 60007
 TEL: (708) 640-1850
 FAX: 708 640 9432

INDIANA
Harris Semiconductor
 * 11590 N. Meridian St.
 Suite 100
 Carmel, IN 46032
 TEL: (317) 843-5180
 FAX: 317 843 5191
Giesting & Associates
 370 Ridgepoint Dr.
 Carmel, IN 46032
 TEL: (317) 844-5222
 FAX: 317 844 5861

IOWA
Oasis Sales
 4905 Lakeside Dr., NE
 Suite 203
 Cedar Rapids, IA 52402
 TEL: (319) 377-8738
 FAX: 319 377 8803

KANSAS
Advanced Tech. Sales, Inc.
 601 North Mur-Len, Suite 8
 Olathe, KS 66062
 TEL: (913) 782-8702
 FAX: 913 782 8641

KENTUCKY
Giesting & Associates
 204 Pintail Court
 Versailles, KY 40383
 TEL: (606) 873-2330
 FAX: 606 873 6233

MARYLAND
New Era Sales, Inc.
 890 Airport Pk. Rd, Suite 103
 Glen Burnie, MD 21061
 TEL: (410) 761-4100
 FAX: 410 761-2981

MASSACHUSETTS
Harris Semiconductor
 * Six New England Executive Pk.
 Burlington, MA 01803
 TEL: (617) 221-1850
 FAX: 617 221 1866
Advanced Tech Sales, Inc.
 348 Park Street, Suite 102
 Park Place West
 N. Reading, MA 01864
 TEL: (508) 664-0888
 FAX: 508 664 5503

MICHIGAN
Harris Semiconductor
 * 27777 Franklin Rd., Suite 460
 Southfield, MI 48034
 TEL: (810) 746-0800
 FAX: 810 746 0516
Giesting & Associates
 34441 Eight Mile Rd., Suite 113
 Livonia, MI 48152
 TEL: (810) 478-8106
 FAX: 810 477 6908

Giesting & Associates
 1279 Skyhills N.E.
 Comstock Park, MI 49321
 TEL: (616) 784-9437
 FAX: 616 784 9438

MINNESOTA
Oasis Sales
 7805 Telegraph Road
 Suite 210
 Bloomington, MN 55438
 TEL: (612) 941-1917
 FAX: 612 941 5701

MISSOURI
Advanced Tech. Sales
 13755 St. Charles Rock Rd.
 Bridgeton, MO 63044
 TEL: (314) 291-5003
 FAX: 314 291 7958

NEBRASKA
Advanced Tech. Sales, Inc.
 601 North Mur-Len, Suite 8
 Olathe, KS 66062
 TEL: (913) 782-8702
 FAX: 913 782 8641

NEW JERSEY
Harris Semiconductor
 * Plaza 1000 at Main Street
 Suite 104
 Voorhees, NJ 08043
 TEL: (609) 751-3425
 FAX: 609 751 5911
Harris Semiconductor
 724 Route 202
 P.O. Box 591
 Somerville, NJ 08876
 TEL: (908) 685-6150
 FAX: 908 685-6140
Tritek Sales, Inc.
 One Mall Dr., Suite 410
 Cherry Hill, NJ 08002
 TEL: (609) 667-0200
 FAX: 609 667 8741

NEW MEXICO
Compass Mktg. & Sales, Inc.
 4100 Osuna Rd., NE, Suite 109
 Albuquerque, NM 87109
 TEL: (505) 344-9990
 FAX: 505 345 4848

NEW YORK
Harris Semiconductor
 Hampton Business Center
 1611 Rt. 9, Suite U3
 Wappingers Falls, NY 12590
 TEL: (914) 298-0413
 FAX: 914 298 0425
Harris Semiconductor
 * 490 Wheeler Rd, Suite 165B
 Hauppauge, NY 11788-4365
 TEL: (516) 342-0219
 FAX: 516 342 0295
Foster & Wager, Inc.
 300 Main Street
 Vestal, NY 13850
 TEL: (607) 748-5963
 FAX: 607 748 5965

* Field Application Assistance Available

Foster & Wager, Inc.
2511 Browncroft Blvd.
Rochester, NY 14625
TEL: (716) 385-7744
FAX: 716 586 1359

Foster & Wager, Inc.
7696 Mountain Ash
Liverpool, NY 13090
TEL: (315) 457-7954
FAX: 315 457 7076

Trionic Associates, Inc.
320 Northern Blvd.
Great Neck, NY 11021
TEL: (516) 466-2300
FAX: 516 466 2319

NORTH CAROLINA
Harris Semiconductor
4020 Stirrup Creek Dr.
Building 2A, MS/2T08
Durham, NC 27703
TEL: (919) 405-3600
FAX: 919 405 3660

New Era Sales
1215 Jones Franklin Road
Suite 201
Raleigh, NC 27606
TEL: (919) 859-4400
FAX: 919 859 6167

OHIO
Giesting & Associates
P.O. Box 39398
2854 Blue Rock Rd.
Cincinnati, OH 45239
TEL: (513) 385-1105
FAX: 513 385 5069

6324 Tamworth Ct.
Columbus, OH 43017
TEL: (614) 752-5900

6200 SOM Center Rd.
Suite D-20
Solon, OH 44139
TEL: (216) 498-4644
FAX: 216 498 4554

OKLAHOMA
Nova Marketing
8421 East 61st Street, Suite P
Tulsa, OK 74133-1928
TEL: (800) 826-8557
TEL: (918) 660-5105
FAX: 918 357 1091

OREGON
Northwest Marketing Assoc.
6975 SW Sandburg Rd.
Suite 330
Portland, OR 97223
TEL: (503) 620-0441
FAX: 503 684 2541

PENNSYLVANIA
Giesting & Associates
471 Walnut Street
Pittsburgh, PA 15238
TEL: (412) 828-3553
FAX: 412 828 6160

TEXAS
Harris Semiconductor
* 17000 Dallas Parkway, Suite 205
Dallas, TX 75248
TEL: (214) 733-0800
FAX: 214 733 0819

Nova Marketing
8310 Capitol of Texas Hwy.
Suite 180
Austin, TX 78731
TEL: (512) 343-2321
FAX: 512 343-2487

8350 Meadow Rd., Suite 174
Dallas, TX 75231
TEL: (214) 265-4600
FAX: 214 265 4668
Corporate Atrium II, Suite 140
10701 Corporate Dr.
Stafford, TX 77477
TEL: (713) 240-6082
FAX: 713 240 6094

UTAH
Compass Mktg. & Sales, Inc.
5 Triad Center, Suite 320
Salt Lake City, UT 84180
TEL: (801) 322-0391
FAX: 801 322-0392

WASHINGTON
Northwest Marketing Assoc.
12835 Bel-Red Road
Suite 330N
Bellevue, WA 98005
TEL: (206) 455-5846
FAX: 206 451 1130

WISCONSIN
Oasis Sales
1305 N. Barker Rd.
Brookfield, WI 53005
TEL: (414) 782-6660
FAX: 414 782 7921

North American Authorized Distributors and Corporate Offices

Hamilton Hallmark and Zeus are the only authorized North American distributors for stocking and sale of Harris Rad Hard Space products.

Alliance Electronics
7550 E. Redfield Rd.
Scottsdale, AZ 85260
TEL: (602) 483-9400
FAX: (602) 443 3898

Arrow/Schweber Electronics Group
25 Hub Dr.
Melville, NY 11747
TEL: (516) 391-1300
FAX: 516 391 1644

Electronics Marketing Corporation (EMC)
1150 West Third Avenue
Columbus, OH 43212
TEL: (614) 299-4161
FAX: 614 299 4121

Farnell Electronic Services
(Formerly ITT Multicomponents)
300 North Rivermade Rd.
Concord, Ontario
Canada L4K 3N6
TEL: (416) 798-4884
FAX: 416 798 4889

Gerber Electronics
128 Carnegie Row
Norwood, MA 02062
TEL: (617) 769-6000, x156
FAX: 617 762 8931

Hamilton Hallmark
10950 W. Washington Blvd.
Cuiver City, CA 90230
TEL: (310) 558-2000
FAX: 310 558 2809 (Mil)
FAX: 214 343 5988(Corn)

Newark Electronics
4801 N. Ravenswood
Chicago, IL 60640
TEL: (312) 784-5100
FAX: 312 275-9596

Wyle Laboratories
(Commercial Products)
3000 Bowers Avenue
Santa Clara, CA 95051
TEL: (408) 727-2500
FAX: 408 988-2747

Zeus Electronics, An Arrow Company
100 Midland Avenue
Pt. Chester, NY 10573
TEL: (914) 937-7400
TEL: (800) 52-HI-REL
FAX: 914 937-2553

Obsolete Products:

Rochester Electronic
10 Malcom Hoyt Drive
Newburyport, MA 01950
TEL: (508) 462-9332
FAX: 508 462 9512

North American Authorized Distributors

ALABAMA
Arrow/Schweber
Huntsville
TEL: (205) 837-6955

Hamilton Hallmark
Huntsville
TEL: (205) 837-8700

Wyle Laboratories
Huntsville
TEL: (205) 830-1119

Zeus, An Arrow Company
Huntsville
TEL: (407) 333-3055
TEL: (800) 52-HI-REL

ARIZONA
Alliance Electronics, Inc.
Gilbert
TEL: (602) 813-0233

Scottsdale
TEL: (602) 483-9400

Arrow/Schweber
Tempe
TEL: (602) 431-0030

Hamilton Hallmark
Phoenix
TEL: (602) 437-1200

Wyle Laboratories
Phoenix
TEL: (602) 437-2088

Zeus, An Arrow Company
Tempe
TEL: (408) 629-4789
TEL: (800) 52-HI-REL

CALIFORNIA
Alliance Electronics, Inc.
Santa Clarita
TEL: (805) 297-6204

Arrow/Schweber
Calabasas
TEL: (818) 880-9686

Fremont
TEL: (408) 432-7171
Irvine
TEL: (714) 587-0404

San Diego
TEL: (619) 565-4800

San Jose
TEL: (408) 441-9700

Hamilton Hallmark
Costa Mesa
TEL: (714) 641-4100

Los Angeles
TEL: (818) 594-0404

Sacramento
TEL: (916) 624-9781

San Diego
TEL: (619) 571-7540

San Jose
TEL: (408) 435-3500

* Field Application Assistance Available

Wyle Laboratories
Calabasas
TEL: (818) 880-9000

Irvine
TEL: (714) 863-9953
Rancho Cordova
TEL: (916) 638-5282

San Diego
TEL: (619) 565-9171
Santa Clara
TEL: (408) 727-2500

Zeus, An Arrow Company
San Jose
TEL: (408) 629-4789
TEL: (800) 52-HI-REL

Irvine
TEL: (714) 921-9000
TEL: (800) 52-HI-REL

CANADA

Arrow/Schweber
Burnaby, British Columbia
TEL: (604) 421-2333

Dorval, Quebec
TEL: (514) 421-7411

Napan, Ontario
TEL: (613) 226-6903

Mississauga, Ontario
TEL: (905) 670-7769

Farnell Electronic Services
Burnaby, British Columbia
TEL: (604) 291-8866

Calgary, Alberta
TEL: (403) 273-2780

Concord, Ontario
TEL: (416) 798-4884

V. St. Laurent, Quebec
TEL: (514) 335-7697

Nepean, Ontario
TEL: (613) 596-6980

Winnipeg, Manitoba
TEL: (204) 786-2589

Hamilton Hallmark
Mississauga, Ontario
TEL: (905) 564-6060

Montreal
TEL: (514) 335-1000

Ottawa
TEL: (613) 226-1700

Vancouver, B.C.
TEL: (604) 420-4101

Toronto
TEL: (905) 564-6060

COLORADO

Arrow/Schweber
Englewood
TEL: (303) 799-0258

Hamilton Hallmark
Denver
TEL: (303) 790-1662

Colorado Springs
TEL: (719) 637-0055

Wyle Laboratories
Thornton
TEL: (303) 457-9953

Zeus, An Arrow Company
TEL: (408) 629-4789
TEL: (800) 52-HI-REL

CONNECTICUT

Alliance Electronics, Inc.
Shelton
TEL: (203) 926-0087

Arrow/Schweber
Wallingford
TEL: (203) 265-7741

Hamilton Hallmark
Danbury
TEL: (203) 271-2844

Zeus, An Arrow Company
TEL: (914) 937-7400
TEL: (800) 52-HI-REL

FLORIDA

Arrow/Schweber
Deerfield Beach
TEL: (305) 429-8200

Lake Mary
TEL: (407) 333-9300

Hamilton Hallmark
Miami
TEL: (305) 484-5482

Orlando
TEL: (407) 657-3300

Largo
TEL: (816) 541-7440

Wyle Laboratories
Fort Lauderdale
TEL: (305) 420-0500

St. Petersburg
TEL: (813) 576-3004

Zeus, An Arrow Company
Lake Mary
TEL: (407) 333-3055
TEL: (800) 52-HI-REL

GEORGIA

Arrow/Schweber
Duluth
TEL: (404) 497-1300

Hamilton Hallmark
Atlanta
TEL: (404) 623-5475

Wyle Laboratories
Duluth
TEL: (404) 441-9045

Zeus, An Arrow Company
TEL: (407) 333-3055
TEL: (800) 52-HI-REL

ILLINOIS

Alliance Electronics, Inc.
Vernon Hills
TEL: (708) 949-9890

Arrow/Schweber
Itasca
TEL: (708) 250-0500

Hamilton Hallmark
Chicago
TEL: (708) 860-7780

Newark Electronics, Inc.
Chicago
TEL: (312) 907-5436

Wyle Laboratories
Addison
TEL: (708) 620-0969

Zeus, An Arrow Company
Itasca
TEL: (708) 250-0500
TEL: (800) 52-HI-REL

INDIANA

Arrow/Schweber
Indianapolis
TEL: (317) 299-2071

Hamilton Hallmark
Indianapolis
TEL: (317) 872-8875

Zeus, An Arrow Company
TEL: (708) 250-0500
TEL: (800) 52-HI-REL

IOWA

Arrow/Schweber
Cedar Rapids
TEL: (319) 395-7230

Hamilton Hallmark
Cedar Rapids
TEL: (319) 362-4757

Zeus, An Arrow Company
TEL: (214) 380-4330
TEL: (800) 52-HI-REL

KANSAS

Arrow/Schweber
Lenexa
TEL: (913) 541-9542

Hamilton Hallmark
Kansas City
TEL: (913) 888-4747

Zeus, An Arrow Company
TEL: (214) 380-4330
TEL: (800) 52-HI-REL

MARYLAND

Arrow/Schweber
Columbia
TEL: (301) 596-7800

Hamilton Hallmark
Baltimore
TEL: (410) 988-9800

Wyle Laboratories
Columbia
TEL: (410) 312-4844

Zeus, An Arrow Company
TEL: (914) 937-7400
TEL: (800) 52-HI-REL

MASSACHUSETTS

Alliance Electronics, Inc.
Winchester
TEL: (617) 756-1910

Arrow/Schweber
Wilmington
TEL: (508) 658-0900

Gerber
Norwood
TEL: (617) 769-6000

Hamilton Hallmark
Peabody
TEL: (508) 532-9893

Wyle Laboratories
Burlington
(617) 272-7300

Zeus, An Arrow Company
Wilmington, MA
TEL: (508) 658-4776
TEL: (800) HI-REL

MICHIGAN

Arrow/Schweber
Livonia
TEL: (313) 462-2290

Hamilton Hallmark
Detroit
TEL: (313) 347-4271

Zeus, An Arrow Company
TEL: (708) 250-0500
TEL: (800) 52-HI-REL

MINNESOTA

Arrow/Schweber
Eden Prairie
TEL: (612) 941-5280

Hamilton Hallmark
Minneapolis
TEL: (612) 881-2600

Wyle Laboratories
Minneapolis
TEL: (612) 853-2280

Zeus, An Arrow Company
TEL: (214) 380-4330
TEL: (800) 52-HI-REL

MISSOURI

Arrow/Schweber
St. Louis
TEL: (314) 567-6888

Hamilton Hallmark
St. Louis
TEL: (314) 291-5350

Zeus, An Arrow Company
TEL: (214) 380-4330
TEL: (800) 52-HI-REL

NEW JERSEY

Arrow/Schweber
Marlton
TEL: (609) 596-8000

Hamilton Hallmark
Cherry Hill
TEL: (609) 424-0110

Wyle Laboratories
Mt. Laurel
TEL: (609) 439-9110

Zeus, An Arrow Company
TEL: (914) 937-7400
TEL: (800) 52-HI-REL

NEW MEXICO

Hamilton Hallmark
Albuquerque
TEL: (505) 828-1058

Zeus, An Arrow Company
TEL: (408) 629-4789
TEL: (800) 52-HI-REL

* Field Application Assistance Available

NEW YORK

Alliance Electronics, Inc.
Binghamton
TEL: (607) 648-8833

Huntington
TEL: (516) 673-1930

Arrow/Schweber
Farmingdale
TEL: (516) 293-6363

Hauppauge
TEL: (516) 231-1000

Melville
TEL: (516) 391-1276
TEL: (516) 391-1300
TEL: (516) 391-1633

Rochester
TEL: (716) 427-0300

Hamilton Hallmark
Long Island
TEL: (516) 434-7400

Rochester
TEL: (716) 475-9130

Ronkonkoma
TEL: (516) 737-0600

Zeus, An Arrow Company
Pt. Chester
TEL: (914) 937-7400
TEL: (800) 52-HI-REL

NORTH CAROLINA

Arrow/Schweber
Raleigh
TEL: (919) 876-3132

EMC
Charlotte
TEL: (704) 394-6195

Hamilton Hallmark
Raleigh
TEL: (919) 872-0712

Zeus, An Arrow Company
TEL: (407) 333-3055
TEL: (800) 52-HI-REL

OHIO

Alliance Electronics, Inc.
Dayton
TEL: (513) 433-7700

Arrow/Schweber
Solon
TEL: (216) 248-3990

Centerville
TEL: (513) 435-5563

EMC

Columbus
TEL: (614) 299-4161

Hamilton Hallmark
Cleveland
TEL: (216) 498-1100

Columbus
TEL: (614) 888-3313

Dayton
TEL: (513) 439-6735

Toledo
TEL: (419) 242-6610

Zeus, An Arrow Company
TEL: (708) 595-9730
TEL: (800) 52-HI-REL

OKLAHOMA

Arrow/Schweber
Tulsa
TEL: (918) 252-7537

Hamilton Hallmark
Tulsa
TEL: (918) 254-6110

Zeus, An Arrow Company
TEL: (214) 380-4330
TEL: (800) 52-HI-REL

OREGON

Almac/Arrow
Beaverton
TEL: (503) 629-8090

Hamilton Hallmark
Portland
TEL: (503) 526-6200

Wyle Laboratories
Beaverton
TEL: (503) 643-7900

Zeus, An Arrow Company
TEL: (408) 629-4789
TEL: (800) 52-HI-REL

PENNSYLVANIA

Arrow/Schweber
Pittsburgh
TEL: (412) 963-6807

Hamilton Hallmark
Pittsburgh
TEL: (412) 281-4150

Zeus, An Arrow Company
TEL: (914) 937-7400
TEL: (800) 52-HI-REL

TEXAS

Alliance Electronics, Inc.
Carrollton
TEL: (214) 492-6700

Arrow/Schweber

Austin
TEL: (512) 835-4180

Dallas
TEL: (214) 380-6464

Houston
TEL: (713) 647-6868

Hamilton Hallmark
Austin
TEL: (512) 258-8848

Dallas
TEL: (214) 553-4300

Houston
TEL: (713) 781-6100

Wyle Laboratories
Austin
TEL: (512) 345-8853

Houston
TEL: (713) 879-9953

Richardson
TEL: (214) 235-9953

Zeus, An Arrow Company
Carrollton
TEL: (214) 380-4330

TEL: (800) 52-HI-REL

UTAH

Arrow/Schweber
Salt Lake City
TEL: (801) 973-6913

Hamilton Hallmark
Salt Lake City
TEL: (801) 266-2022

Wyle Laboratories
West Valley City
TEL: (801) 974-9953

Zeus, An Arrow Company
TEL: (408) 629-4789

TEL: (800) 52-HI-REL

WASHINGTON

Almac/Arrow
Bellevue
TEL: (206) 643-9992

Hamilton Hallmark
Seattle
TEL: (206) 881-6697

Wyle Laboratories
Redmond
TEL: (206) 881-1150

Zeus, An Arrow Company
TEL: (408) 629-4789

TEL: (800) 52-HI-REL

WISCONSIN

Arrow/Schweber
Brookfield
TEL: (414) 792-0150

Hamilton Hallmark
Milwaukee
TEL: (414) 780-7200

Wyle Laboratories
Waukesha
TEL: (414) 521-9333

Zeus, An Arrow Company
TEL: (708) 250-0500

TEL: (800) 52-HI-REL

**Harris Semiconductor
Chip Distributors**

Chip Supply, Inc.
7725 N. Orange Blossom Trail
Orlando, FL 32810-2696
TEL: (407) 298-7100
FAX: (407) 290-0164

Elmo Semiconductor Corp.
7590 North Glenoaks Blvd.
Burbank, CA 91504-1052
TEL: (818) 768-7400
FAX: (818) 767-7038

Minco Technology Labs, Inc.
1805 Rutherford Lane
Austin, TX 78754
TEL: (512) 834-2022
FAX: (512) 837-6285

**Puerto Rican
Authorized Distributor**

Hamilton Hallmark
TEL: (809) 731-1110

**South American
Authorized Distributor**

Graftec Electronic Sales Inc.
One Boca Place, Suite 305 East
2255 Glades Road
Boca Raton, Florida 33431
TEL: (407) 994-0933
FAX: 407 994-5518

BRASIL

Graftec Electronics
Av. Moema 538
04077-022 Sao Paulo - SP
Brasil
TEL: 011 55 11 572 2727
FAX: 011 55 11 575 7519

European Sales Offices and Representatives**European Sales Headquarters**

Harris S.A.
Mercurie Center
Rue de la Fusee 100
B-1130 Brussels, Belgium
TEL: 32 2 724 21 11
FAX: 32 2 724 2205/...09

AUSTRIA

Eurodis Electronics GmbH
Lamezanstrasse 10
A - 1232 Vienna
TEL: 43 1 61062-0
FAX: 43 1 610625

DENMARK

Delco AS
Titangade 15
DK - 2200 Copenhagen N
TEL: 45 35 82 12 00
FAX: 45 35 82 12 05

FINLAND

J. Havulinna & Son
Reinikkalan Kartano
SF - 51200 Kangasniemi
TEL: 358 59 432031
FAX: 358 59 432367

FRANCE

Harris Semiconducteurs SARL
 * 2-4, Avenue de l'Europe
 F - 78941 Velizy Cedex
 TEL: 33 1 34 65 40 80 (Dist)
 TEL: 33 1 34 65 40 27 (Sales)
 FAX: 33 1 39 46 40 54

GERMANY

Harris Semiconductor GmbH
 * Putzbrunnerstrasse 69
 D-81739 München
 TEL: 49 89 63813-0
 FAX: 49 89 6377891

Harris Semiconductor GmbH
 Kieler Strasse 55-59
 D-25451 Quickborn
 TEL: 49 4106 50 02-04
 FAX: 49 4106 6 88 50

Harris Semiconductor GmbH
 Wegener Strasse, 5/1
 D - 71063 Sindelfingen
 TEL: 49 7031 8 69 40
 FAX: 49 7031 87 38 49

Ecker Michelstadt GmbH
 In den Dorfwiesen 2A
 Postfach 33 44
 D - 64720 Michelstadt
 TEL: 49 6061 22 33
 FAX: 49 6061 50 39

Erwin W. Hildebrandt
 Nieresch 32
 D - 48301 Nottuln-Darup
 TEL: 49 2502 60 65
 FAX: 49 2502 18 89

FINK Handelsvertretung
 Laurinweg, 1
 D - 85521 Ottobrunn
 TEL: 49 89 6 09 70 04
 FAX: 49 89 6 09 81 70

Hartmut Welte
 Hepbacher Strasse 11A
 D - 88677 Markdorf
 TEL: 49 7544 7 25 55
 FAX: 49 7544 7 25 55

ISRAEL

Aviv Electronics Ltd
 Hayetzira Street, 4 Ind. Zone
 IS - 43651 Ra'anana
 PO Box 2433
 IS - 43100 Ra'anana
 TEL: 972 9 983232
 FAX: 972 9 916510

ITALY

Harris SRL
 * Viale Fulvio Testi, 126
 I-20092 Cinisello Balsamo,
 (Milan)
 TEL: 39 2 262 07 61
 (Disti & OEM ROSE)
 TEL: 39 2 240 95 01
 (Disti & OEM Italy)
 FAX: 39 2 262 22 687 (Disti)
 39 2 262 22 158 (ROSE)

NETHERLANDS

Harris Semiconductor SA
 Benelux OEM Sales Office
 Kouterstraat 6
 NL - 5345 LX Oss
 TEL: 31 4120 38561
 FAX: 31 4120 34419

SPAIN

Elcos S. L.
 C/Avda. Europa, 30 1 B-A
 Spain 28224 Pozuelo de Alarcon
 Madrid
 TEL: 34 1 352 3052
 FAX: 34 1 352 1147

TURKEY

EMPA
 Besyol Londra Asfalti
 TK - 34630 Sefakoy/ Istanbul
 TEL: 90 1 599 3050
 FAX: 90 1 599 3059

UNITED KINGDOM

Harris Semiconductor Ltd
 * Riverside Way
 Camberley
 Surrey GU15 3YQ
 TEL: 44 276 686 886
 FAX: 44 276 682 323
 Laser Electronics
 Ballynamoney
 Greenore
 Co. Louth, Ireland
 TEL: 353 4273165
 FAX: 353 4273518

Comtech House
 Redgate Road
 South Lancashire Indust. Estate
 Ashton-In-Makerfield
 Wigan WN4 8DT
 TEL: 44 942 274731
 FAX: 44 942 274732

Stuart Electronics Ltd.
 Phoenix House
 Bothwell Road
 Castlehill, Carlisle
 Lanarkshire ML8 5UF
 TEL: 44 555 751566
 FAX: 44 555 751562

European Authorized Distributors**AUSTRIA**

Avnet E2000 GmbH
 Waidhausenstrasse 19
 A - 1140 Wien
 TEL: 43 1 9112847
 FAX: 43 1 9113853

EBV Elektronik
 * Diefenbachgasse 35/6
 A - 1150 Wien
 TEL: 43 1 8941774
 FAX: 43 1 8941775

Eurodis Electronics GmbH
 Lamezanstrasse 10
 A - 1232 Wien
 TEL: 43 1 610620
 FAX: 43 1 610625

Spoerle Electronic
 Heiligenstädter Str. 52
 A - 1190 Wien
 TEL: 43 1 31872700
 FAX: 43 1 3692273

BELGIUM

Diode Spoerle
 * Keiberg II
 Minervastraat, 14/B2
 B-1930 Zaventem
 TEL: 32 2 725 46 60
 FAX: 32 2 725 45 11

EBV Elektronik
 * Excelsiorlaan 35
 B - 1930 Zaventem
 TEL: 32 2 716 00 10
 FAX: 32 2 720 81 52

Eurodis Texim Electronics

* Avenue des Croix de
 Guerre 116
 B - 1120 Brussels
 TEL: 32 2 247 49 69
 FAX: 32 2 215 81 02

DENMARK

Avnet Nortec
 Transformervej, 17
 DK - 2730 Herlev
 TEL: 45 42 84 2000
 FAX: 45 44 92 1552

Ditz Schweitzer
 Vallensbaekvej 41
 Postboks 5
 DK - 2605 Brøndby
 TEL: 45 42 45 30 44
 FAX: 45 42 45 92 06

FINLAND

Avnet Nortec
 Italahdenkatu, 18
 SF - 00210 Helsinki
 TEL: 358 061 318250
 FAX: 358 069 22326

Bexab
 Sinimaentie 10C
 P.O. Box 51
 SF - 02630 ESPOO
 TEL: 358.0.50 23 200
 FAX: 358.0.50 23 294

FRANCE

3D
 ZI des Glaises
 6/8 rue Ambroise Croizat
 F - 91127 Palaiseau
 TEL: 33 1 64 47 29 29
 FAX: 33 1 64 47 00 84

Arrow Electronique
 73 - 79, Rue des Solets
 Silic 585
 F - 94663 Rungis Cedex
 TEL: 33 1 49 78 49 78
 FAX: 33 1 49 78 05 96

Avnet EMG France
 * 79, Rue Pierre Semard
 F-92320 Chatillon Sous Bagneux
 TEL: 33 1 49 65 25 00
 FAX: 33 1 49 65 25 39

CCI Electronique
 * 12, Allee de la Vierge
 Silic 577
 F - 94653 Rungis
 TEL: 33 1 41 80 70 00
 FAX: 33 1 46 75 32 07

EBV Elektronik
 Parc Club de la Haute Maison
 16, Rue Galilee
 Cite Descartes
 F - 77420 Champs-sur-Marne
 TEL: 33 1 64 68 86 09
 FAX: 33 1 64 68 27 67

**Harris Semiconductor
Chip Distributors**

Edgetek/Rood Tech
 Zai De Courtaboeuf
 Avenue Des Andes
 91952 Les Ulis Cedex
 TEL: 33 1 64 46 06 50
 FAX: 33 1 69 28 43 96
 TWX: 600333

Elmo
 Z. A. De La Tuilerie
 B. P. 1077
 78204 Mantes-La-Jolie
 TEL: 33 1 34 77 16 16
 FAX: 33 1 34 77 95 79
 TWX: 699737

Hybritech CM (HCM)
 7, Avenue Juliot Curie
 F - 17027 La Rochelle Cedex
 TEL: 33 46 45 12 70
 FAX: 33 46 45 04 44
 TWX: 793034

EASTERN COUNTRIES

HEV GmbH
 Alexanderplatz 6
 D - 10178 Berlin
 Postfach 90
 D - 10173 Berlin
 TEL: 49 30 243 34 00
 FAX: 49 30 243 34 24

* Field Application Assistance Available

GERMANY

Avnet/E2000
Stahlgruberring, 12
D - 81829 München
TEL: 49 89 4511001
FAX: 49 89 45110129

EBV Elektronik GmbH
* Hans-Pinsel-Strasse 4
D - 85540 Haar-bei-München
TEL: 49 89 45610-0
FAX: 49 89 464488

**Eurodis Enatechnik
Electronics GmbH**
Pascalkehre, 1
D - 25451 Quickborn
P.B. 1240
D - 25443 Quickborn
TEL: 49 4106 701-0
FAX: 49 4106 701 268

Indeg Industrie Elektronik
Emil Kömmerling Strasse 5
D - 66954 Pirmasens
Postfach 1563
D - 66924 Pirmasens
TEL: 49 6331 9 40 65
FAX: 49 6331 9 40 64

**Sasco Semiconductor
GmbH**
Hermann-Oberth Strasse 16
D - 85640 Putzbrunn-bei-
München
TEL: 49 89 46 11-0
FAX: 49 89 46 11-270

Spoerle Electronic
Max-Planck Strasse 1-3
D - 63303 Dreieich-bei-
Frankfurt
TEL: 49 6103 3 04-0
FAX: 49 6106 3 04-201

GREECE

Semicon Co.
104 Aeolou Street
GR - 10564 Athens
TEL: 30 1 32 53 626
FAX: 30 1 32 16 063

ISRAEL

Aviv Electronics
Hayetzira Street 4, Ind. Zone
IS - 43651 Ra'anana
PO Box 2433
IS - 43100 Ra'anana
TEL: 972 9 983232
FAX: 972 9 916510

ITALY

EBV Elektronik
* Via C. Frova, 34
I - 20092 Cinisello Balsamo (MI)
TEL: 39 2 660 17111
FAX: 39 2 660 17020

Eurelectronica
Via Enrico Fermi, 8
I - 20090 Assago (MI)
TEL: 39 2 457 841
FAX: 39 2 488 02 75

Lasi Elettronica
Viale Fulvio Testi 280
I - 20126 Milano
TEL: 39 2 66 10 13 70
FAX: 39 2 66 10 13 85

Silverstar
Viale Fulvio Testi 280
I - 20126 Milano
TEL: 39 2 66 12 51
FAX: 39 2 66 10 13 59

NETHERLANDS

* **Aurlema Nederland BV**
Beatrix de Rijkweg 8
NL - 5657 EG Eindhoven
TEL: 31 40 502602
FAX: 31 40 510255

* **Diode Spoerle**
Coltbaan 17
NL - 3439 NG Nieuwegein
TEL: 31 3402 912 34
FAX: 31 3402 359 24

Diode Spoerle
Postbus 7139
NL - 5605 JC Eindhoven
TEL: 31 40 54 54 30
FAX: 31 40 53 55 40

EBV Elektronik
* Planetenbaan, 2
NL - 3606 AK Maarssenbroek
TEL: 31 3465 623 53
FAX: 31 3465 642 77

NORWAY

Avnet Nortec
Smedsvingen 4B
Box 123
N - 1364 Hvalstad
TEL: 47 66 84 62 10
FAX: 47 66 84 65 45

PORTUGAL

Amitron-Arrow
Quinta Grande, Lote 20
Alfragide
P - 2700 Amadora
TEL: 351.1.471 48 06
FAX: 351.1.471 08 02

SPAIN

Amitron-Arrow S.A.
Albasanz, 75
SP - 28037 Madrid
TEL: 34 1 304 30 40
FAX: 34 1 327 24 72

EBV Elektronik
* Calle Maria Tubau, 6
SP - 28049 Madrid
TEL: 34 1 358 86 08
FAX: 34 1 358 85 60

SWEDEN

Avnet Nortec
Englundavagen 7
P.O. Box 1830
S - 171 27 Solna
TEL: 46 8 629 1400
FAX: 46 8 627 0280

Bexab Sweden AB
P.O. Box 523
Kemistvagen, 10A
S - 183 25 Taby
TEL: 46 8 630 88 00
FAX: 46 8 732 70 58

SWITZERLAND

Avnet E2000 AG
Boehrainstrasse 11
CH - 8801 Thalwil
TEL: 41 1 7221330
FAX: 41 1 7221340

Basix Fur Elektronik
Hardturmstrasse 181
CH - 8010 Zürich
TEL: 41 1 2 76 11 11
FAX: 41 1 2761234

EBV Elektronik
* Vordstadtstrasse 37
CH - 8953 Dietikon
TEL: 41 1 7401090
FAX: 41 1 7415110

Eurodis Electronic AG
Bahnstrasse 58/60
CH - 8105 Regensdorf
TEL: 41 1 84 33 111
FAX: 41 1 84 33 910

Fabrimex Spoerle
Kirchenweg 5
CH - 8032 Zürich
TEL: 41 1 38 68 686
FAX: 41 1 38 32379

TURKEY

EMPA
Besyol Londra Asfalti
TK - 34630 Sefakoy/ Istanbul
TEL: 90 212 599 3050
FAX: 90 212 599 3059

UNITED KINGDOM

Arrow-Jermyn Electronic
Vestry Industrial Estate
Sevenoaks
Kent TN14 5EU
TEL: 44 732 743743
FAX: 44 732 451251

Avnet Emg
Jubilee House, Jubilee Road
Letchworth
Hertfordshire SG6 1QH
TEL: 44 462 488500
FAX: 44 462 488567

**Farnell Electronic
Components**
Armley Road, Leeds
West Yorkshire LS12 2QQ
TEL: 44 532 790101
FAX: 44 532 633404

**Farnell Electronic
Services**
Edinburgh Way.
Harlow
Essex CM20 2DE
TEL: 44 279 626777
FAX: 44 279 441687

Micromark Electronics
Boyn Valley Road
Maidenhead
Berkshire SL6 4DT
TEL: 44 628 76176
FAX: 44 628 783799

Thame Components
Thame Park Rd.
Thame, Oxfordshire OX9 3UQ
TEL: 44 844 261188
FAX: 44 844 261681

**Harris Semiconductor
Chip Distributors**

Die Technology Ltd.
Corbrook Rd., Chadderton
Lancashire OL9 9SD
TEL: 44 61 626 3827
FAX: 44 61 627 4321
TWX: 668570

Roost Technology
Test House Mill Lane, Alton
Hampshire GU34 2QG
TEL: 44 420 88022
FAX: 44 420 87259
TWX: 21137

**South African
Authorized Distributor****TRANSVAAL**

Allied Electronic Components
10, Skietlood Street
Isando, Ext. 3, 1600
P.O. Box 69
Isando, 1600
TEL: 27 11 392 3804/...19
FAX: 27 11 974 9625
FAX: 27 11 974 9683

**Asian Pacific
Sales Offices and
Representatives****NORTH ASIA
Sales Headquarters
JAPAN**

Harris K.K.
Kojimachi-Nakata Bldg. 4F
5-3-5 Kojimachi
Chiyoda-ku, Tokyo, 102 Japan
TEL: (81) 3-3265-7571
TEL: (81) 3-3265-7572 (Sales)
FAX: (81) 3-3265-7575

**SOUTH ASIA
Sales Headquarters
HONG KONG**

Harris Semiconductor H.K. Ltd.
13/F Fourseas Building
208-212 Nathan Road
Tsimshatsui, Kowloon
TEL: (852) 723-6339
FAX: (852) 739-8946
TLX: 78043645

AUSTRALIA

VSI Electronics Pty, Ltd.
Unit C 6-8 Lyon Park Road
North Ryde NSW 2113
TEL: (612) 878-1299
FAX: (612) 878-1266

* Field Application Assistance Available

INDIA

Intersil Private Limited
Plot 54, SEEPZ
Marol Industrial Area
Andheri (E) Bombay 400 096
TEL: (91) 22-832-3097
FAX: (91) 22-836-6682

KOREA

Harris Semiconductor YH
RM #419-1
Korea Air Terminal Bldg.
159-6, Sam Sung-Dong,
Kang Nam-ku, Seoul
135-728, Korea
TEL: 82-2-551-0931/4
FAX: 82-2-551-0930

Inhwa Company, Ltd.
Room #305
Daegyo Bldg., 56-4,
Wonhyoro - 2GA,
Young San-Ku,
Seoul 140-113, Korea
TEL: 822-703-7231
FAX: 822-703-8711

KumOh Electric Co., Ltd.
203-1, Jangsa-Dong,
Chongro-ku, Seoul
TEL: 822-279-3614
FAX: 822-272-6496

PHILIPPINES

Integral Silicon Solution, Inc.
6th Floor Peakson Bldg
1505 Princeton Street
Cor. Shaw Bldg.
Mandauyong
TEL: 632-786652
FAX: 632-786731

SINGAPORE

Harris Semiconductor Pte Ltd.
105 Boon Keng Road
#01-18/19 Singapore 1233
TEL: (65) 291-0203
FAX: (65) 293-4301
TLX: RS36460 RCASIN

GS Technology Pte, Ltd.
Block 5073 #02-1656
Ang Mo Kio Industrial Park 2
Singapore 2056
TEL: (65) 483-2920
FAX: (65) 483-2930

TAIWAN

Harris Semiconductor
Room 1101, No. 142, Sec. 3
Ming Chuan East Road
Taipei, Taiwan
TEL: (886) 2-716-9310
FAX: 886-2-715-3029
TLX: 78525174

Acer Sertek Inc.
3F, No. 135, Sec. 2
Chien Kuo N. Road
Taipei, Taiwan
TEL: (886) 2-501-0055
FAX: (886) 2-501-2521

Applied Component Tech. Corp.
8F No. 233-1
Pao-Chia Road
Hsin Tien City, Taipei Hsien,
Taiwan, R.O.C.
TEL: (886) 2 9170858
FAX: 886 2 9171895

Galaxy Far East Corporation
8F-6, No. 390, Sec. 1
Fu Hsing South Road
Taipei, Taiwan
TEL: (886) 2-705-7266
FAX: 886-2-708-7901

TECO Enterprise Co., Ltd.
10FL., No. 292
Min-Sheng W. Rd.
Taipei, Taiwan
TEL: (886) 2-555-9676
FAX: (886) 2-558-6006

Asian Pacific Authorized Distributors

AUSTRALIA

VSI Electronics Pty, Ltd.
Unit C 6-8 Lyon Park Road
North Ryde NSW 2113
TEL: (612) 878-1299
FAX: (612) 878-1266

CHINA

Means Come Ltd.
Room 1007, Harbour Centre
8 Hok Cheung Street
Hung Hom, Kowloon
TEL: (852) 334-8188
FAX: (852) 334-8649

Sunnice Electronics Co., Ltd.
Flat F, 5/F, Everest Ind. Ctr.
396 Kwun Tong Road
Kowloon,
TEL: (852) 790-8073
FAX: (852) 763-5477

HONG KONG

Array Electronics Limited
24/F, Wylar Centre
Phase 2
200 Tai Lin Pai Road
Kwai Chung
New Territories, H.K.
TEL: (852) 418-3700
FAX: (852) 481-5872

Inchcape Industrial
10/F, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong
New Territories
TEL: (852) 410-6555
FAX: (852) 401-2497

Kingly International Co., Ltd.
Flat 03, 16/F, Block A,
Hi-Tech Ind. Centre
5-12 Pak Tin Par St.,
Tsuen Wan
New Territories, H.K.
TEL: (852) 499-3109
FAX: (852) 417-0961

JAPAN

Hakuto Co., Ltd.
1-1-13 Shinjuku Shinjuku-ku
Tokyo 160
TEL: 81-3-3355-7615
FAX: 81-3-3355-7880

Jepico Corp.
Shinjuku Daiichi Seimei Bldg.
2-7-1, Nishi-Shinjuku
Shinjuku-ku, Tokyo 163
TEL: 03-3348-0611
FAX: 03-3348-0623

Macnica Inc.
Hakusan High Tech Park
1-22-2, Hakusan
Midori-ku, Yokohama-shi,
Kanagawa 226
TEL: 045-939-6116
FAX: 045-939-6117

Micron, Inc.
DJK Kouenji Bldg. 5F
4-26-16, Kouenji-Minami
Suginami-Ku, Tokyo 166
TEL: 03-3317-9911
FAX: 03-3317-9917

Okura Electronics Co., Ltd.
Okura Shoji Bldg.
2-3-6, Ginza Chuo-ku,
Tokyo 104
TEL: 03-3564-6871
FAX: 03-3564-6870

Takachiho Koheki Co., Ltd.
1-2-8, Yotsuya
Shinjuku-ku, Tokyo 160
TEL: 03-3355-6696
FAX: 03-3357-5034

KOREA

KumOh Electric Co., Ltd.
203-1, Jangsa-Dong,
Chongro-ku, Seoul
TEL: 822-279-3614
FAX: 822-272-6496

Inhwa Company, Ltd.
Room #305
Daegyo Bldg., 56-4,
Wonhyoro - 2GA,
Young San-Ku,
Seoul 140-113, Korea
TEL: 822-703-7231
FAX: 822-703-8711

NEW ZEALAND
Components and Instrumentation NZ, Ltd.
19 Pretoria Street
Lower Hutt
P.O. Box 38-099
Wellington
TEL: (64) 4-566-3222
FAX: (64) 4-566-2111

PHILIPPINES

Integral Silicon Solution, Inc.
6th Floor Peakson Bldg
1505 Princeton Street
Cor. Shaw Bldg.
Mandauyong
TEL: 632-786652
FAX: 632-786731

SINGAPORE

B.B.S Electronics Pte, Ltd.
1 Genting Link
#05-03 Perfect Indust. Bldg.
Singapore 1334
TEL: (65) 748-8400
FAX: (65) 748-8466

Device Electronics Pte, Ltd.
605B MacPherson Road
04-12 Citimac Ind. Complex
Singapore 1336
TEL: (65) 288-6455
FAX: (65) 287-9197

Willas - Array Pte, Ltd.
40 Jalan Pemimpin
#04-03B Tat Ann Building
Singapore 2057
TEL: (65) 353-3655
FAX: (65) 353-6153

TAIWAN

Acer Sertek Inc.
3F, No. 135, Sec. 2
Chien Kuo N. Road
Taipei, Taiwan
TEL: (886) 2-501-0055
FAX: (886) 2-501-2521

Applied Component Technology Corp.
8F No. 233-1
Pao-Chial Road
Hsin Tien City, Taipei Hsein,
Taiwan, R.O.C.
TEL: (02) 9170858
FAX: (02) 9171895

Galaxy Far East Corporation
8F-6, No. 390, Sec. 1
Fu Hsing South Road
Taipei, Taiwan
TEL: (886) 2-705-7266
FAX: 886-2-708-7901

TECO Enterprise Co., Ltd.
10FL., No. 292, Min-Sheng W. Rd.
Taipei, Taiwan
TEL: (886) 2-555-9676
FAX: (886) 2-558-6006

* Field Application Assistance Available

We're Backing You Up with Products, Support, and Solutions!

Signal Processing

- Linear
- Custom Linear
- Data Conversion
- Interface
- Analog Switches
- Multiplexers
- Filters
- DSP
- Telecom

Power Products

- Power MOSFETs
- IGBTs
- MCTs
- Bipolar
- Transient Voltage Suppressors
- MOVs
- Rectifiers
- Surgeectors
- MLVs
- Intelligent Discretes

Intelligent Power

- Power ICs
- Power ASICs
- Hybrid Programmable Switches
- Full-Custom High Voltage ICs

ASICs

- Full-Custom
- Analog Semicustom
- Mixed-Signal
- ASIC Design Software

Digital

- CMOS Microprocessors and Peripherals
- CMOS Microcontrollers
- CMOS Logic

Military And Space Programs

- Strategic and Space Programs
- Military ASIC Programs

Military/Rad-Hard Products

- Logic
 - CD 4000
 - HCS/HCTS High Speed
 - ACS/ACTS Advanced
- Signal Processing
 - Multiplexers
 - Sample and Holds
 - Communication Circuits
 - Switches
 - Data Converters
 - OP AMPs
- Memories
 - SRAMs
 - PROMs
- Microprocessors and Peripherals
- Microcontroller
- Discrete Power
 - Bipolar
 - N-Channel MOSFETs
 - P-Channel MOSFETs
- ASICs
- ESA SCC 9000 and Class S Screening

MOTOROLA
ADVANCED MICRO DEV.
HEWLETT PACKARD
NATIONAL SEMICONDUCTOR
FUJITSU
ZILLOG
TERRACON / SILICONIX
TOSHIBA
MICRON
HARRIS
ECHOLON
TEXAS INSTRUMENTS

EBV ELEKTRONIK
AUTHORIZED DISTRIBUTOR FOR SEMICONDUCTORS AND MICROSYSTEMS
Planetenbaan 116
NL-3606 AK Maarssenbroek
Tel.: (0346) 58 30 10, Fax: (0346) 58 30 25
E-mail: ebv.nl@ebv.com
Internet: <http://www.ebv.com>